{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:23:03Z","timestamp":1725664983803},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540617723"},{"type":"electronic","value":"9783540706779"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1996]]},"DOI":"10.1007\/3-540-61772-8_43","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T22:23:29Z","timestamp":1330295009000},"page":"264-281","source":"Crossref","is-referenced-by-count":3,"title":["Multi-level test generation and fault diagnosis for finite state machines"],"prefix":"10.1007","author":[{"given":"R.","family":"Ubar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Brik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,6]]},"reference":[{"key":"17_CR1","doi-asserted-by":"crossref","unstructured":"Hennie F.C. Fault detecting experiments for sequential circuits. Proc. of 5th Symp. on Switching Circuit Theory and Logical Design, Princeton, N.J., Nov,1964, pp.95\u2013110.","DOI":"10.1109\/SWCT.1964.8"},{"key":"17_CR2","doi-asserted-by":"crossref","unstructured":"Ghosh A., Devadas S., Newton A.R. Sequential logic testing and verification. Kluwer Acad. Publish., 1992, 214 p.","DOI":"10.1007\/978-1-4615-3646-8"},{"key":"17_CR3","first-page":"l054","volume":"C-27","author":"W.D. Agrawal","year":"1978","unstructured":"Agrawal W.D. When to use random testing. IEEE Trans. on Computers, vol. C-27, Nov.1978,pp.l054\u20131055.","journal-title":"IEEE Trans. on Computers"},{"key":"17_CR4","unstructured":"Cheng K.-T., Jou J.-Y. Functional test generation for FSMs. IEEE Int. Test Conference. 1990,pp.l62\u2013168."},{"key":"17_CR5","unstructured":"Grillmeyer O., Wilkinson A.J. The design and construction of a rule base and an inference engine for test system diagnosis. IEEE Int. Test Conf., 1985, pp.857\u2013867."},{"key":"17_CR6","doi-asserted-by":"crossref","first-page":"347","DOI":"10.1016\/0004-3702(84)90042-0","volume":"24","author":"R. Davis","year":"1984","unstructured":"Davis R. Diagnostic reasoning based on structure and behavior. Artificial Intelli-gence 24 (1984) 347\u2013410.","journal-title":"Artificial Intelli-gence"},{"key":"17_CR7","doi-asserted-by":"crossref","unstructured":"Pitchumani V., Mayor P., Radia N. Fault diagnosis using functional fault model for VHDL descriptions. IEEE Int. Test Conf. Nashville, Oct., 1991, pp.327\u2013337.","DOI":"10.1109\/TEST.1991.519525"},{"key":"17_CR8","doi-asserted-by":"crossref","unstructured":"Ward, P.C., Armstrong, J.R. (1990). Behavioral fault simulation in VHDL. 27th ACM\/IEEE Design Automation Conference, 1990, pp.587\u2013593.","DOI":"10.1145\/123186.123411"},{"key":"17_CR9","doi-asserted-by":"crossref","unstructured":"Ramamoorthy C.V. A structural theory of machine diagnosis. Proceedings of Spring Joint Computer Conference, 1967, pp.743\u2013756.","DOI":"10.1145\/1465482.1465603"},{"key":"17_CR10","unstructured":"Waicukauski J.A., Gupta V.P., Patel S.T. Diagnosis of BIST failures by PPSFP simulation. 18th IEEE International Test Conference, Washington, Sep.1987,pp.480\u2013484."},{"key":"17_CR11","doi-asserted-by":"crossref","unstructured":"Rajski J. Gemini \u2014 a logic system for fault diagnosis based on set functions. 18th Int. Symposium on Fault Tolerant Computing, Tokyo,1988, June,pp.292\u2013297.","DOI":"10.1109\/FTCS.1988.5334"},{"key":"17_CR12","doi-asserted-by":"crossref","unstructured":"Ubar R. Test Synthesis with alternative graphs. IEEE Design & Test of Computers. Spring 1996, pp.48\u201357.","DOI":"10.1109\/54.485782"},{"issue":"No.8","key":"17_CR13","doi-asserted-by":"crossref","first-page":"667","DOI":"10.1109\/TC.1986.1676819","volume":"C-35","author":"R.E. Bryant","year":"1986","unstructured":"Bryant R.E. Graph-based Algorithms for Boolean Function Manipulation. IEEE Trans. Computers, Vol. C-35, No. 8, Aug. 1986, pp.667\u2013690.","journal-title":"IEEE Trans. Computers"},{"key":"17_CR14","unstructured":"Ubar R., Evartson T. Optimization of fault localization procedures in computer: hardware. In \u201cCAD in electronical and computer engineering\u201d, Part I., Vilnius, Lithuania, 1981, pp.I75\u2013184 (in Russian)."},{"key":"17_CR15","unstructured":"Brik M., Ubar R. Hierarchical test generation for finite state machines. Proc. of the 4th Baltic Electronics Conference. Tallinn, October 1994, pp.319\u2013324."},{"key":"17_CR16","unstructured":"Sallay B., Petri A., Tilly K., Pataricza A. High Level Test Pattern Generation for VHDL Circuits. IEEE European Test Workshop, Montpellier, France, June 12\u201314, 1996, pp. 201\u2013205."},{"key":"17_CR17","unstructured":"Gramatova E., Cibakova T., Bezakova J. Test Pattern Generation Algorithms on Functional\/Behavioral Level. Tech. Rep. FUTEG-4\/1995."},{"key":"17_CR18","doi-asserted-by":"crossref","unstructured":"Gulbins M., Straube B. Applying Behavioral Level Test Generation to High-Level Design Validation. The European Design & Test Conference, Paris, March 11\u201314, 1996, p. 613.","DOI":"10.1109\/EDTC.1996.494377"},{"key":"17_CR19","doi-asserted-by":"crossref","unstructured":"Niermann T.M., Patel J.H. Hitec: A test generation package for sequential circuits. Proc. European Design Automation Conference, 1991, pp.214\u2013218.","DOI":"10.1109\/EDAC.1991.206393"},{"key":"17_CR20","doi-asserted-by":"crossref","unstructured":"Ghosh A., Devadas S., Newton A.R. Test generation and verification for highly sequential circuits. IEEE Trans. on CAD, Vol.10, No.S, May 1991.","DOI":"10.1109\/43.79502"},{"key":"17_CR21","doi-asserted-by":"crossref","first-page":"429","DOI":"10.1109\/TC.1980.1675602","volume":"29","author":"S.M. Thatte","year":"1980","unstructured":"Thatte S.M., Abraham J.A. Test Generation for Microprocessors, IEEE Trans. Computers, Vol.29, 1980, pp.429\u2013441.","journal-title":"IEEE Trans. Computers"},{"key":"17_CR22","doi-asserted-by":"crossref","unstructured":"Minato S. Binary Decision Diagrams and Applications for VLSI CAD. Kluwer Academic Publish., 1996, 141 p.","DOI":"10.1007\/978-1-4613-1303-8"}],"container-title":["Lecture Notes in Computer Science","Dependable Computing \u2014 EDCC-2"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-61772-8_43.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T01:36:29Z","timestamp":1619573789000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-61772-8_43"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"ISBN":["9783540617723","9783540706779"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/3-540-61772-8_43","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1996]]}}}