{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:45:17Z","timestamp":1725551117595},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540634652"},{"type":"electronic","value":"9783540695578"}],"license":[{"start":{"date-parts":[[1997,1,1]],"date-time":"1997-01-01T00:00:00Z","timestamp":852076800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/3-540-63465-7_209","type":"book-chapter","created":{"date-parts":[[2010,4,5]],"date-time":"2010-04-05T15:22:48Z","timestamp":1270480968000},"page":"41-50","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Performance evaluation of a full speed PCI initiator and target subsystem using FPGAs"],"prefix":"10.1007","author":[{"given":"David","family":"Robinson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Patrick","family":"Lysaght","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gordon","family":"McGregor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hugh","family":"Dick","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,7,29]]},"reference":[{"key":"5_CR1","unstructured":"PCI Local Bus Specification Revision 2.1, PCI Special Interest Group, USA, 1995"},{"key":"5_CR2","unstructured":"Fawcett, B K, \u201dDesigning PCI Bus Interfaces with Programmable Logic\u201d, Eighth Annual IEEE International ASIC Conference, Austin, USA, 1995"},{"key":"5_CR3","unstructured":"LogiCore PCI Master and Slave Interface User's Guide Version 1.1. Section 8.1, Xilinx, USA, 1996"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"Luk, W and Shirazi, N, \u201dModelling and Optimising Run-Time Reconfigurable Systems\u201d, Proc. IEEE Symposium on FPGAs for Custom Computing Machines, USA, 1996","DOI":"10.1109\/FPGA.1996.564815"},{"key":"5_CR5","unstructured":"The Peripheral Component Interconnect Bus X-Note Number 5A, Xilinx, USA, January 1995"},{"key":"5_CR6","unstructured":"Intel 430VX PCISET 4.6.1, Intel Corporation, USA, 1996"},{"key":"5_CR7","unstructured":"VtoolsD, Version 2.01.001, Vireo Software, USA, 1995"},{"key":"5_CR8","unstructured":"Holmberg, Per, CORE-BASED FPGA DESIGNS, Special Report: \u201dIntellectual Property: Reusable Cores & Macros\u201d, http:\/\/www.pldsite.conV, 1996"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-63465-7_209","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T08:54:43Z","timestamp":1558256083000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-63465-7_209"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540634652","9783540695578"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/3-540-63465-7_209","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1997]]},"assertion":[{"value":"29 July 2005","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}