{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T18:02:45Z","timestamp":1743357765792},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540634652"},{"type":"electronic","value":"9783540695578"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/3-540-63465-7_221","type":"book-chapter","created":{"date-parts":[[2010,4,5]],"date-time":"2010-04-05T15:22:48Z","timestamp":1270480968000},"page":"161-172","source":"Crossref","is-referenced-by-count":2,"title":["Run-time parameterised circuits for the Xilinx XC6200"],"prefix":"10.1007","author":[{"given":"Rob","family":"Payne","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,7,29]]},"reference":[{"key":"17_CR1","doi-asserted-by":"crossref","unstructured":"S. Singh, J. Hogg, and D. McAuley. Expressing Dynamic Reconfiguration by Partial Evaluation. In FCCM96: Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, 1996.","DOI":"10.1109\/FPGA.1996.564830"},{"key":"17_CR2","doi-asserted-by":"crossref","unstructured":"W. Luk, N. Shirazi, and P. Y. K. Cheung.Compilation Tools for Run-Time Reconfigurable Designs. In FCCM97: Proceedings of IEEE Workshop on FPGGs for Custom Computing Machines, 1997.","DOI":"10.1109\/FPGA.1997.624605"},{"key":"17_CR3","unstructured":"Xilinx. XC6200 Datasheet, 1996."},{"key":"17_CR4","doi-asserted-by":"crossref","unstructured":"A. Klindworth.FPLD-Implementation of Computations over Finite Fields GF(2m) with Applications to Error Control Coding. In W. Moore and W. Luk, editors, Field-Programmable Logic and Applications, volume 975 of Lecture Notes in Computer Science, pages 261\u2013271. Springer-Verlag, 1995.","DOI":"10.1007\/3-540-60294-1_120"},{"key":"17_CR5","unstructured":"R. E. Payne. Self-Timed Field Programmable Gate Array Architectures. PhD thesis, University of Edinburgh, 1997."},{"key":"17_CR6","doi-asserted-by":"crossref","unstructured":"R. E. Payne. Self-Timed FPGA Systems. In W. Moore and W. Luk, editors, Field-Programmable Logic and Applications, volume 975 of Lecture Notes in Computer Science, pages 21\u201335. Springer-Verlag, 1995.","DOI":"10.1007\/3-540-60294-1_95"},{"issue":"5","key":"17_CR7","doi-asserted-by":"publisher","first-page":"282","DOI":"10.1049\/ip-cdt:19960655","volume":"143","author":"R. E. Payne","year":"1996","unstructured":"R. E. Payne. Asynchronous FPGA Architectures. IEE Proceedings on Computers and Digital Techniques-Special Issue on Asynchronous Processors, 143(5):282\u2013286, September 1996.","journal-title":"IEE Proceedings on Computers and Digital Techniques-Special Issue on Asynchronous Processors"},{"key":"17_CR8","doi-asserted-by":"crossref","unstructured":"M. E. Dean, D. L. Dill, and M. Horowitz. Self-Timed Logic Using Current-Sensing Completion Detection (CSCD). In Proc. International Conf. Computer Design (ICCD), pages 187\u2013191. IEEE Computer Society Press, October 1991.","DOI":"10.1109\/ICCD.1991.139878"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-63465-7_221","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T20:14:51Z","timestamp":1558988091000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-63465-7_221"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540634652","9783540695578"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/3-540-63465-7_221","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1997]]}}}