{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:28:51Z","timestamp":1774801731774,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":28,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540634652","type":"print"},{"value":"9783540695578","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/3-540-63465-7_226","type":"book-chapter","created":{"date-parts":[[2010,4,5]],"date-time":"2010-04-05T19:22:48Z","timestamp":1270495368000},"page":"213-222","source":"Crossref","is-referenced-by-count":528,"title":["VPR: a new packing, placement and routing tool for FPGA research"],"prefix":"10.1007","author":[{"given":"Vaughn","family":"Betz","sequence":"first","affiliation":[]},{"given":"Jonathan","family":"Rose","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,7,29]]},"reference":[{"key":"22_CR1","doi-asserted-by":"crossref","unstructured":"S. Brown, R. Francis, J. Rose, and Z. Vranesic, Field-Programmable Gate Arrays, Kluwer Academic Publishers, 1992.","DOI":"10.1007\/978-1-4615-3572-0"},{"key":"22_CR2","unstructured":"Xilinx Inc., The Programmable Logic Data Book, 1994."},{"key":"22_CR3","unstructured":"AT & T Inc., ORCA Datasheet, 1994."},{"key":"22_CR4","unstructured":"Actel Inc., FPGA Data Book, 1994."},{"key":"22_CR5","unstructured":"Altera Inc., Data Book, 1996."},{"key":"22_CR6","doi-asserted-by":"crossref","unstructured":"V Betz and J. Rose, \u201cCluster-Based Logic Blocks for FPGAs: Area-Efficiency vs. Input Sharing and Size,\u201d CICC, 1997, pp. 551\u2013554.","DOI":"10.1109\/CICC.1997.606687"},{"key":"22_CR7","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"13","author":"S. Kirkpatrick","year":"1983","unstructured":"S. Kirkpatrick, C. D. Gelatt, Jr., and M. P. Vecchi, \u201cOptimization by Simulated Annealing,\u201d Science, May 13, 1983, pp. 671\u2013680.","journal-title":"Science"},{"key":"22_CR8","doi-asserted-by":"crossref","unstructured":"V Betz and J. Rose, \u201cDirectional Bias and Non-Uniformity in FPGA Global Routing Architectures,\u201d ICCAD, 1996, pp. 652\u2013659.","DOI":"10.1109\/ICCAD.1996.571342"},{"key":"22_CR9","unstructured":"V Betz and J. Rose, \u201cOn Biased and Non-Uniform Global Routing Architectures and CAD Tools for FPGAs,\u201d CSRI Tech. Rep. #358, Dept. of ECE, University of Toronto, 1996."},{"key":"22_CR10","unstructured":"C. E. Cheng, \u201cRISA: Accurate and Efficient Placement Routability Modeling,\u201d DAC, 1994, pp. 690\u2013695."},{"key":"22_CR11","unstructured":"M. Huang, F Romeo, and A. Sangiovanni-Vincentelli, `An Efficient General Cooling Schedule for Simulated Annealing,\u201d ICCAD, 1986, pp. 381\u2013384."},{"key":"22_CR12","doi-asserted-by":"crossref","unstructured":"W. Swartz and C. Sechen, \u201cNew Algorithms for the Placement and Routing of Macro Cells,\u201d ICCAD, 1990, pp. 336\u2013339.","DOI":"10.1109\/ICCAD.1990.129918"},{"key":"22_CR13","doi-asserted-by":"crossref","unstructured":"J. Lam and J. Delosme, \u201cPerformance of a New Annealing Schedule,\u201d DAC, 1988, pp. 306\u2013311.","DOI":"10.1109\/DAC.1988.14775"},{"key":"22_CR14","doi-asserted-by":"crossref","unstructured":"C. Ebeling, L. McMurchie, S. A. Hauck and S. Burns, \u201cPlacement and Routing Tools for the Triptych FPGA,\u201d IEEE Trans. on VLSI, Dec. 1995, pp. 473\u2013482.","DOI":"10.1109\/92.475966"},{"key":"22_CR15","doi-asserted-by":"crossref","first-page":"346","DOI":"10.1109\/TEC.1961.5219222","volume":"EC=10","author":"C. Y. Lee","year":"1961","unstructured":"C. Y. Lee, \u201cAn Algorithm for Path Connections and its Applications, \u201cIRE Trans. Electron. Comput., Vol. EC=10, 1961, pp. 346\u2013365.","journal-title":"IRE Trans. Electron. Comput."},{"key":"22_CR16","unstructured":"J. S. Rose, W. M. Snelgrove, Z. G. Vranesic, \u201cALTOR: An Automatic Standard Cell Layout Program,\u201d Canadian Conf on VLSI, 1985, pp. 169\u2013173."},{"key":"22_CR17","doi-asserted-by":"crossref","unstructured":"J. S. Rose, \u201cParallel Global Routing for Standard Cells,\u201d IEEE Trans. on CAD, Oct. 1990, pp. 1085\u20131095.","DOI":"10.1109\/43.62733"},{"key":"22_CR18","doi-asserted-by":"crossref","unstructured":"S. Brown, J. Rose, Z. G. Vranesic, \u201cA Detailed Router for Field-Programmable Gate Arrays,\u201d IEEE Trans. on CAD, May 1992, pp. 620\u2013628.","DOI":"10.1109\/43.127623"},{"key":"22_CR19","unstructured":"G. Lemieux, S. Brown, \u201cA Detailed Router for Allocating Wire Segments in FPGAs,\u201d ACMISIGDA Physical Design Workshop, 1993, pp. 215\u2013226."},{"key":"22_CR20","doi-asserted-by":"crossref","unstructured":"Y-L. Wu, M. Marek-Sadowska, \u201cAn Efficient Router for 2-D Field-Programmable Gate Arrays,\u201dEDAC, 1994, pp. 412\u2013416.","DOI":"10.1109\/EDTC.1994.326843"},{"key":"22_CR21","doi-asserted-by":"crossref","unstructured":"Y-L. Wu, M. Marek-Sadowska, \u201cOrthogonal Greedy Coupling \u2014 A New Optimization Approach to 2-D FPGA Routing,\u201d DAC, 1995, pp. 568\u2013573.","DOI":"10.1109\/DAC.1995.250011"},{"key":"22_CR22","doi-asserted-by":"crossref","unstructured":"M. J. Alexander, G. Robins, \u201cNew Performance-Driven FPGA Routing Algorithms,\u201d DAC, 1995, pp. 562\u2013567.","DOI":"10.1145\/217474.217589"},{"key":"22_CR23","doi-asserted-by":"crossref","unstructured":"G. Lemieux, S. Brown, D. Vranesic, \u201cOn Two-Step Routing for FPGAs,\u201d Int. Symp. on Physical Design, 1997, pp. 60\u201366.","DOI":"10.1145\/267665.267682"},{"key":"22_CR24","doi-asserted-by":"crossref","unstructured":"Y-S. Lee, A. Wu, \u201cA Performance and Routability Driven Router for FPGAs Considering Path Delays,\u201d DAC, 1995, pp. 557\u2013561.","DOI":"10.1145\/217474.217588"},{"key":"22_CR25","doi-asserted-by":"crossref","unstructured":"M. J. Alexander, J. P Cohoon, J. L. Ganley, G. Robins, \u201cPerformance-Oriented Placement and Routing for Field-Programmable Gate Arrays,\u201d EDAC, 1995, pp. 80\u201385.","DOI":"10.1109\/EURDAC.1995.527391"},{"key":"22_CR26","unstructured":"S. Wilton, \u201cArchitectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memories,\u201d Ph.D. Dissertation, University of Toronto, 1997."},{"key":"22_CR27","unstructured":"S. Yang, \u201cLogic Synthesis and Optimization Benchmarks, Version 3.0,\u201d Tech. Report, Microelectronics Centre of North Carolina, 1991."},{"key":"22_CR28","doi-asserted-by":"crossref","unstructured":"J. Cong and Y Ding, \u201cFlowmap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs,\u201d IEEE Trans. on CAD, Jan. 1994, pp. 1\u201312.","DOI":"10.1109\/43.273754"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-63465-7_226","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T21:15:04Z","timestamp":1739999704000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-63465-7_226"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540634652","9783540695578"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/3-540-63465-7_226","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[1997]]}}}