{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:44:45Z","timestamp":1725551085155},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540634652"},{"type":"electronic","value":"9783540695578"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/3-540-63465-7_227","type":"book-chapter","created":{"date-parts":[[2010,4,5]],"date-time":"2010-04-05T19:22:48Z","timestamp":1270495368000},"page":"223-234","source":"Crossref","is-referenced-by-count":1,"title":["Technology mapping of heterogeneous LUT-based FPGAs"],"prefix":"10.1007","author":[{"given":"Maurice Kilavuka","family":"Inuani","sequence":"first","affiliation":[]},{"given":"Jonathan","family":"Saul","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,7,29]]},"reference":[{"key":"23_CR1","doi-asserted-by":"crossref","unstructured":"R. J. Francis, J. Rose, and K. Chung, \u201cChortle: A technology mapping program for lookup table-based field programmable gate arrays,\u201d in 27th Design Automation Conference, pp. 613\u2013619, 1990.","DOI":"10.1145\/123186.123418"},{"key":"23_CR2","doi-asserted-by":"crossref","unstructured":"R. J. Francis, J. Rose, and Z. Vranesic, \u201cChortle-crf. Fast technology mapping for lookup table-based FPGAs,\u201d in 28th Design Automation Conference, pp. 227\u2013233, 1991.","DOI":"10.1145\/127601.127670"},{"key":"23_CR3","doi-asserted-by":"crossref","unstructured":"R. J. Francis, J. Rose, and Z. Vranesic, \u201cTechnology mapping of lookup table-based FPGAs for performance,\u201d in IEEE\/ACM International Conference on ComputerAided Design, pp. 568\u2013571, 1991.","DOI":"10.1109\/ICCAD.1991.185334"},{"key":"23_CR4","doi-asserted-by":"crossref","unstructured":"R. Murgai, Y. Nishiza,ki, N. Shenoy, R. K. Brayton, and A. Sangiovanni-Vincentelli, \u201cLogic synthesis for programmable gate arrays,\u201d in 27th Design Automation Conference, pp. 620\u2013625, 1990.","DOI":"10.1145\/123186.123421"},{"key":"23_CR5","doi-asserted-by":"crossref","unstructured":"R. Murgai, N. Shenoy, R. K. Brayton, and A. Sangiovanni-Vincentelli, \u201cImproved logic synthesis algorithms for table look-up architectures,\u201d in IEEE\/ACM International Conference on Computer-Aided Design, pp. 564\u2013567, 1991.","DOI":"10.1109\/ICCAD.1991.185333"},{"key":"23_CR6","doi-asserted-by":"crossref","unstructured":"R. Murgai, N. Shenoy, R. K. Brayton, and A. Sangiovanni-Vincentelli, \u201cPerformance directed synthesis for table look up programmable gate arrays,\u201d in IEEE\/ACM International Conference on Computer-Aided Design, pp. 572\u2013575, 1991.","DOI":"10.1109\/ICCAD.1991.185335"},{"key":"23_CR7","doi-asserted-by":"crossref","unstructured":"P. Sawkar and D. Thomas, \u201cArea and delay mapping for table-look-up based field programmable gate arrays,\u201d in 29th Design Automation Conference, pp. 368\u2013373, 1992.","DOI":"10.1109\/DAC.1992.227776"},{"key":"23_CR8","doi-asserted-by":"crossref","unstructured":"P. Sawkar and D. Thomas, \u201cPerformance directed technology mapping for look-up table based FPGAs,\u201d in 30th Design Automation Conference, pp. 208\u2013212, 1993.","DOI":"10.1145\/157485.164672"},{"key":"23_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/43.273754","volume":"13","author":"J. Cong","year":"1994","unstructured":"J. Cong and Y. Ding, \u201c\u201cflowmap\u201d: An optimal technology mapping algorithm for delay optimization in lookup table based FPGA designs,\u201d IEEE Trans. ComputerAided Design, vol. 13, pp. 1\u201312, Jan. 1994.","journal-title":"IEEE Trans. ComputerAided Design"},{"key":"23_CR10","doi-asserted-by":"crossref","unstructured":"K.-C. Chen, J. Cong, Y. Ding, A. Kahng, and P. Trajmar, \u201cDAG-Map: Graph based FPGA technology mapping for delay optimization,\u201d IEEE Design and Test of Computers, pp. 7\u201320, Sept. 1992.","DOI":"10.1109\/54.156154"},{"key":"23_CR11","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1016\/0167-9260(94)90012-4","volume":"18","author":"J. Cong","year":"1994","unstructured":"J. Cong and Y. Ding, \u201cOn nominal delay minimization in LUT-based FPGA technology mapping,\u201d Integration-The VLSI Journal, vol. 18, pp. 73\u201394, 1994.","journal-title":"Integration-The VLSI Journal"},{"key":"23_CR12","doi-asserted-by":"crossref","first-page":"507","DOI":"10.1016\/0097-8493(94)90063-9","volume":"18","author":"J. Cong","year":"1994","unstructured":"J. Cong, Y. Ding, T. Gao, and K.-C. Chen, \u201cAn optimal performance-driven technology mapping algorithm for LUT-based FPGAs under arbitrary net-delay models,\u201d Computers & Graphics, vol. 18, pp. 507\u2013516, July 1994.","journal-title":"Computers & Graphics"},{"key":"23_CR13","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1109\/92.285741","volume":"2","author":"J. Cong","year":"1994","unstructured":"J. Cong and Y. Ding, \u201cOn area\/depth trade-off in LUT-based FPGA technology mapping,\u201d IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 2, pp. 137\u2013148, June 1994.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"23_CR14","doi-asserted-by":"crossref","unstructured":"J. Cong and Y. Ding, \u201cBeyond the combinatorial limit in depth minimization for LUT-based FPGA designs,\u201d in IEEE\/ACM International Conference on Computer-Aided Design, pp. 110\u2013114, 1993.","DOI":"10.1109\/ICCAD.1993.580040"},{"key":"23_CR15","doi-asserted-by":"crossref","unstructured":"J. Cong and Y.-Y. Hwang, \u201cSimultaneous depth and area minimization in LUTbased FPGA mapping,\u201d in ACM\/SIGDA International Symposium on FieldProgrammable Gate Arrays, (Monterey, California, USA), pp. 68\u201374, ACM, Feb. 1995.","DOI":"10.1109\/FPGA.1995.241947"},{"key":"23_CR16","doi-asserted-by":"crossref","unstructured":"K. Chung and J. Rose, \u201cTempt: Technology mapping for the exploration of FPGA architectures with hard-wired connections,\u201d in 29th Design Automation Conference, (Anaheim, CA, USA), pp. 361\u2013367, IEEE Computer Society Press, June 1992.","DOI":"10.1109\/DAC.1992.227777"},{"key":"23_CR17","doi-asserted-by":"crossref","unstructured":"J.-Y. Lee and E. Shragowitz, \u201cTechnology mapping for FPGAs with complex block architectures by fuzzy logic technique,\u201d in 1st Asia and South Pacific Design Automation Conference, (Japan), 1995.","DOI":"10.1145\/224818.224912"},{"key":"23_CR18","volume-title":"The Programmable Logic Data Book","author":"Xilinx","year":"1993","unstructured":"Xilinx, The Programmable Logic Data Book. Xilinx Inc., San Jose, California, USA, 1993."},{"key":"23_CR19","volume-title":"Algorithms from P to NP: Design and Efficiency, vol. 1","author":"B. M. E. Moret","year":"1991","unstructured":"B. M. E. Moret and H. D. Shapiro, Algorithms from P to NP: Design and Efficiency, vol. 1. California, USA: Benjamin\/Cummings Publishing Co., 1991."},{"key":"23_CR20","unstructured":"T. H. Cormen, C. E. Leiserson, and R. L. Rivest, Introduction to Algorithms. MIT Press, 1993."},{"key":"23_CR21","unstructured":"E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. Sangiovanni-Vincentelli, \u201cSIS: A system for sequential circuit systems.\u201c Memorandum No. UCB\/ERL M92\/41, May 1992."},{"key":"23_CR22","doi-asserted-by":"publisher","first-page":"1062","DOI":"10.1109\/TCAD.1987.1270347","volume":"6","author":"R. K. Brayton","year":"1987","unstructured":"R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. R. Wang, \u201cMIS: A multiple-level logic optimization system,\u201d IEEE Trans. Computer-Aided Design, vol. 6, pp. 1062\u20131081, Nov. 1987.","journal-title":"IEEE Trans. Computer-Aided Design"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-63465-7_227","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,28]],"date-time":"2019-05-28T00:16:17Z","timestamp":1559002577000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-63465-7_227"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540634652","9783540695578"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/3-540-63465-7_227","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1997]]}}}