{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:44:45Z","timestamp":1725551085988},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540634652"},{"type":"electronic","value":"9783540695578"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/3-540-63465-7_228","type":"book-chapter","created":{"date-parts":[[2010,4,5]],"date-time":"2010-04-05T19:22:48Z","timestamp":1270495368000},"page":"235-244","source":"Crossref","is-referenced-by-count":3,"title":["Technology-driven FSM partitioning for synthesis of large sequential circuits targeting lookup-table based FPGAs"],"prefix":"10.1007","author":[{"given":"Klaus","family":"Feske","sequence":"first","affiliation":[]},{"given":"Sven","family":"Mulka","sequence":"additional","affiliation":[]},{"given":"Manfred","family":"Koegst","sequence":"additional","affiliation":[]},{"given":"G\u00fcnte","family":"Elst","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,7,29]]},"reference":[{"key":"24_CR1","doi-asserted-by":"crossref","unstructured":"Allen, D.: Automatic One-hot Re-encoding for FPGAs. Proc. of FPL '92 Vienna, Austria, Austria, Springer-Verlag Berlin Heidelberg 1993, pp. 71-77","DOI":"10.1007\/3-540-57091-8_31"},{"key":"24_CR2","first-page":"8","volume-title":"Implementing state machines in LCA devices. In The Programmable Logic Data Book","author":"P. Alike","year":"1994","unstructured":"Alike, P.; New, B.: Implementing state machines in LCA devices. In The Programmable Logic Data Book, pp. 8\u2013169-8-172. Xilinx, Inc., San Jose, CA, 2nd edition, 1994. XAPP 027.001.","edition":"2nd edition"},{"key":"24_CR3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3628-4","volume-title":"Sequential Logic Synthesis","author":"P. Ashar","year":"1992","unstructured":"Ashar, P.; Devadas, S.; Newton, A.R.: Sequential Logic Synthesis. Kluwer Academic Publishers, Boston\/Dortrecht\/London, 1992."},{"key":"24_CR4","doi-asserted-by":"publisher","first-page":"759","DOI":"10.1016\/0165-6074(93)90223-8","volume":"38","author":"S. Baranov","year":"1993","unstructured":"Baranov, S.; Bregman, L.: Automata decomposition and synthesis with PLAM. Microprocessing and Microprogramming 38 (1993) pp. 759\u2013766.","journal-title":"Microprocessing and Microprogramming"},{"key":"24_CR5","unstructured":"Belhadj, H.: State Assignment Selection for FPGAs and CPLDs. Proceedings JESSI AC-8. 5th Workshop, Munich, April 11\u201313, 1994."},{"key":"24_CR6","first-page":"660","volume-title":"A Unified Approach For FSM Synthesis On FPGA Architectures. Proceedings Euromicro '94","author":"L. Burgun","year":"1994","unstructured":"Burgun,L.; Dictus, N.; Prado Lopes, E.; Sarwary, C.: A Unified Approach For FSM Synthesis On FPGA Architectures. Proceedings Euromicro '94, September 5\u20138, 1994, Liverpool, England. pp. 660\u2013669."},{"key":"24_CR7","unstructured":"Fehlauer, E. et. al.: Workbench for Design Improvement. Baltic Electronics Conference, October 7\u201311, 1996 Tallinn, Estonia."},{"key":"24_CR8","unstructured":"Grass, W.; Mutz,M.: Modular Implementation of FSM Observing Topological Constraints, IFIP-Congress Computer Hardware Description Languages and there Applications, 1989, pp. 183\u2013196."},{"key":"24_CR9","first-page":"12","volume-title":"FSM State Assignment by Sharing Inputs and Outputs. 3rd International Design Automation Workshop (Russian Workshop'93)","author":"M. Koegst","year":"1993","unstructured":"Koegst, M.; Feske, K.; Franke, G.: FSM State Assignment by Sharing Inputs and Outputs. 3rd International Design Automation Workshop (Russian Workshop'93), July 1993, Moskow, Russia,pp.12\u201319."},{"key":"24_CR10","first-page":"653","volume-title":"Simultaneous State Encoding and Communication Cost Optimization for FSM Net Design. Proceedings Euromicro '94","author":"M. Koegst","year":"1994","unstructured":"Koegst, M.; Grass, W.; Feske, K.; Franke, G.: Simultaneous State Encoding and Communication Cost Optimization for FSM Net Design. Proceedings Euromicro '94, September 5\u20138, 1994, Liverpool, England. pp. 653\u2013658."},{"key":"24_CR11","doi-asserted-by":"crossref","unstructured":"Kottsieper, J.; Waldschmidt, K.: Application of the novel associative programmable array-structure Multi-Match PLA in synthesis of decomposed finite state machines. Microprocessing and Microprogramming 38, 455\u2013465, North-Holland, 93.","DOI":"10.1016\/0165-6074(93)90181-J"},{"key":"24_CR12","doi-asserted-by":"crossref","unstructured":"Legl, Ch.; Wurth, B.; Eckl, K.: A Boolean Approach to Performance-Directed Technology Mapping for LUT Based FPGA Designs. Proc. 33rn IEEE\/ACM Design Automation Conference, DAC 1996, Las Vegas, Nevada, U.S.A., June 3-7, 1996.","DOI":"10.1145\/240518.240657"},{"key":"24_CR13","unstructured":"Puttkammer, A.: Entwicklung, Implementierung and Bewertung von Methoden zur Modularisierung von Steuerwerken. Diplomarbeit, Universitat Passau, Fachbereich Mathematik and Informatik, 1991."},{"key":"24_CR14","doi-asserted-by":"crossref","unstructured":"Murgai, R.; Brayton, R.K.; Sangiovanni-Vincentelli, A.: Sequential Synthesis for Table Look Up Programmable Gate Arrays. 30-th ACM\/IEEE DAC, 1993, pp. 224\u2013229.","DOI":"10.1145\/157485.164681"},{"key":"24_CR15","unstructured":"Mulka, S.: Partitionierung and Synthese endlicher Automaten fur CPLD-and FPGA-Implementierung. Diplomarbeit, Technische Universit\u00e4t Dresden, Fakult\u00e4t Elektrotechnik, Dresden 1994."},{"key":"24_CR16","unstructured":"Saucier, G.: Synthesis of a Finite State Machine on any target. EDAC'93, Paris."},{"key":"24_CR17","unstructured":"Schlichtmann, U.: Boolean Matching and Disjoint Decomposition for FPGA Technology Mapping. Proc. of IFIP Intern. Workshop on Logic and Architecture Synthesis, Grenoble, France, Nov. 6\u20138, 1993."},{"key":"24_CR18","unstructured":"Sentovich, E. M.; Singh, K. J.; Lavagno, L. et al.: \u201cSIS: A System for Sequential Circuit Synthesis\u201c, Memorandum No. UCB\/ERL M92\/41, Electronics Research Laboratory, Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA, May 1992."},{"key":"24_CR19","unstructured":"Synopsys:.\u201c FPGA Express User's Guide.\u201c Synopsys Inc., Mountain View, CA, September 1996."},{"key":"24_CR20","unstructured":"XILINX: \u201cThe Programmable Logic Data Book 1996.\u201c Xilinx, Inc., San Jose, CA, August 1996."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-63465-7_228","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,28]],"date-time":"2019-05-28T00:16:47Z","timestamp":1559002607000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-63465-7_228"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540634652","9783540695578"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/3-540-63465-7_228","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1997]]}}}