{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:22:52Z","timestamp":1775665372218,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540634652","type":"print"},{"value":"9783540695578","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/3-540-63465-7_229","type":"book-chapter","created":{"date-parts":[[2010,4,5]],"date-time":"2010-04-05T19:22:48Z","timestamp":1270495368000},"page":"245-254","source":"Crossref","is-referenced-by-count":2,"title":["Technology mapping of LUT based FPGAs for delay optimisation"],"prefix":"10.1007","author":[{"given":"Xiaochun","family":"Lin","sequence":"first","affiliation":[]},{"given":"Erik","family":"Dagless","sequence":"additional","affiliation":[]},{"given":"Aiguo","family":"Lu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,7,29]]},"reference":[{"issue":"10","key":"25_CR1","doi-asserted-by":"publisher","first-page":"1226","DOI":"10.1109\/43.541442","volume":"15","author":"S. C. Chang","year":"1996","unstructured":"Chang, S. C., Sadowska, M., Hwang, T. T.: Technology Mapping for TLU FPGAs Based on Decomposition of Binary Decision Diagrams. IEEE Trans. on ComputerAided Design of Integrated Circuits and Systems, 15(10) (1996) 1226\u20131235","journal-title":"IEEE Trans. on ComputerAided Design of Integrated Circuits and Systems"},{"issue":"1","key":"25_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/43.273754","volume":"13","author":"J. Cong","year":"1994","unstructured":"Cong, J., Ding, Y.: FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 13(1) (1994) 1\u201312","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"25_CR3","unstructured":"Cong, J., Ding, Y., Chen, K.: An Optimal Performance-driven Technology Mapping Algorithm for LUT based FPGAs under arbitrary net-delay models. Int. Conf. on Computer-Aided Design and Computer Graphics, (1993) 599\u2013604"},{"key":"25_CR4","doi-asserted-by":"crossref","unstructured":"Cong, J., Ding, Y.: On Area\/Depth Trade-off in LUT-Based FPGA Technology Mapping. 30th Design Automation Conference (DAC), (1993) 213\u2013218","DOI":"10.1145\/157485.164675"},{"key":"25_CR5","unstructured":"Cong, J., Huang, Y. Y.: Structural Gate Decomposition for Depth-Optimal Technology Mapping in LUT-based FPGA Design. 33th Design Automation Conference, (1996) 726\u2013729"},{"key":"25_CR6","doi-asserted-by":"crossref","unstructured":"Francis, R. J., Rose, J., Vranesic, Z.: Technology Mapping of Lookup Table Based FPGAs for Performance. IEEE International Conference on Computer-Aided Design, (1991) 568\u2013571","DOI":"10.1109\/ICCAD.1991.185334"},{"key":"25_CR7","doi-asserted-by":"crossref","unstructured":"Huang, J. D., Jou, J. Y., Shen, W. Z.: An Iterative Area\/Performance Trade-Off Algorithm for LUT-Based FPGA Technology Mapping. IEEE International Conference on Computer-Aided Design, (1996) 13\u201317","DOI":"10.1109\/ICCAD.1996.568903"},{"key":"25_CR8","unstructured":"Xilinx Inc.: The Programmable Gate Array Data Book, (1994)"},{"key":"25_CR9","unstructured":"Legl, C., Wurth, B., Eckl, K.: A Boolean Approach to Performance-Directed Technology Mapping for LUT-based FPGA Designs. 33th Design Automation Conference, (1996) 730\u2013733"},{"key":"25_CR10","unstructured":"Lu, A.: Logic Synthesis for Field Programmable Gate Arrays. PhD Thesis, University of Bristol (1995)"},{"key":"25_CR11","unstructured":"Lu, A., Dagless, E., Saul, J.: DART: Delay and Routability Driven Technology Mapping for LUT Based FPGAs. International Conference on Computer Design (ICCD), (1995) 409\u2013414"},{"issue":"2","key":"25_CR12","doi-asserted-by":"publisher","first-page":"111","DOI":"10.1049\/ip-cdt:19960197","volume":"143","author":"A. Lu","year":"1996","unstructured":"Lu, A., Dagless, E., Saul, J.: Tradeoff literals against support for Logic Synthesis of LUT based FPGAs. IEE Proceedings on Computers and Digital Techniques, 143(2) (1996) 111\u2013119","journal-title":"IEE Proceedings on Computers and Digital Techniques"},{"key":"25_CR13","doi-asserted-by":"crossref","unstructured":"Murgai, R., Shenoy, N., Brayton, R. K., Sangiovanni-Vincentelli, A.: Performance Directed Synthesis for Table Look Up Programmable Gate Arrays. IEEE International Conference on Computer-Aided Design, (1991) 572\u2013575","DOI":"10.1109\/ICCAD.1991.185335"},{"key":"25_CR14","unstructured":"Rudell, R.: Logic synthesis for VLSI design. Ph.D thesis, UC Berkeley (1989)"},{"key":"25_CR15","doi-asserted-by":"crossref","unstructured":"Sawkar, P., Thomas, D.: Performance Directed Technology Mapping for Look-Up Table Based FPGAs. 30th Design Automation Conference, (1993) 208\u2013212","DOI":"10.1145\/157485.164672"},{"key":"25_CR16","doi-asserted-by":"crossref","unstructured":"Schlag, M., Kong, J., Chan, P. K.: Routability-Driven Technology Mapping for Lookup Table-Based FPGAs. International Conference on Computer Design: VLSI in Computer and Processors, (1992) 86\u201390","DOI":"10.1109\/ICCD.1992.276201"},{"key":"25_CR17","unstructured":"Sentovich, E., Singh, K. J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P. R., Brayton, R. K., Sangiovanni-Vincentelli, A.: SIS: A System for Sequential Circuit Synthesis. Memorandum No. UCB\/ERL M\/92\/41, Electronics Research Laboratory, University of California, Berkeley, (1992)"},{"key":"25_CR18","unstructured":"Togawa, N., Sato, M., Ohtsuki, T.: Maple: A simultaneous technology mapping, placement, and global routing algorithm for Field-Programmable Gate Arrays. IEEE International Conference on Computer-Aided Design, (1994) 156\u2013163"},{"key":"25_CR19","doi-asserted-by":"crossref","unstructured":"Wurth, B., Eckl, K., Antreich, K.: Functional Multiple-Output Decomposition: Theory and an Implicit Algorithm. 32th Design Automation Conference, (1995) 54\u201359","DOI":"10.1145\/217474.217506"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-63465-7_229","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,3]],"date-time":"2019-02-03T13:59:33Z","timestamp":1549202373000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-63465-7_229"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540634652","9783540695578"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/3-540-63465-7_229","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[1997]]}}}