{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:44:48Z","timestamp":1725551088687},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540634652"},{"type":"electronic","value":"9783540695578"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/3-540-63465-7_231","type":"book-chapter","created":{"date-parts":[[2010,4,5]],"date-time":"2010-04-05T15:22:48Z","timestamp":1270480968000},"page":"265-273","source":"Crossref","is-referenced-by-count":2,"title":["FPLD HDL synthesis employing high-level evolutionary algorithm optimisation"],"prefix":"10.1007","author":[{"given":"R.Bruce","family":"Maunder","sequence":"first","affiliation":[]},{"given":"Zoran A.","family":"Salcic","sequence":"additional","affiliation":[]},{"given":"George G.","family":"Coghill","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,7,29]]},"reference":[{"key":"27_CR1","doi-asserted-by":"crossref","unstructured":"Salcic, Z., and Maunder, B.: CCSimP-An Instruction-Level Custom-Configurable Processor for FPLDs. Proceedings 6th International Workshop on Field-Programmable Logic and Applications, Darmstadt, Germany, pages 280-289, September 1996","DOI":"10.1007\/3-540-61730-2_30"},{"key":"27_CR2","doi-asserted-by":"crossref","unstructured":"van Daalen, M., Jeavons, P., and Shawe-Taylor, J.: A Stochastic Neural Architecture That Exploits Dynamically Reconfigurable FPGAs. Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, pages 202-211, April 1993.","DOI":"10.1109\/FPGA.1993.279462"},{"key":"27_CR3","doi-asserted-by":"crossref","unstructured":"Bade, S.L., and Hutchings, B.L.: FPGA-Based Stochastic Neural Networks-Implementation. In Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, pages 189-198, April 1994.","DOI":"10.1109\/FPGA.1994.315612"},{"issue":"1","key":"27_CR4","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1049\/el:19930052","volume":"29","author":"M. Daalen van","year":"1993","unstructured":"van Daalen, M., Jeavons, P., Shawe-Taylor, J., and Cohen, D.: Device For Generating Binary Sequences for Stochastic Computing. Electronic Letters, 29(1):80\u201381, Jan 1993.","journal-title":"Electronic Letters"},{"key":"27_CR5","unstructured":"Battersby, A.: Network Analysis for Planning and' Scheduling: 2nd Ed. MacMillan and Company Ltd., London, 1967."},{"key":"27_CR6","unstructured":"Goldberg, D.E.: Genetic Algorithms: in Search, Optimization and Machine Learning. Addison-Wesley, 1989."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-63465-7_231","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T20:16:52Z","timestamp":1558988212000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-63465-7_231"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540634652","9783540695578"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/3-540-63465-7_231","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1997]]}}}