{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T05:20:41Z","timestamp":1740028841757,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540634652"},{"type":"electronic","value":"9783540695578"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/3-540-63465-7_243","type":"book-chapter","created":{"date-parts":[[2010,4,5]],"date-time":"2010-04-05T19:22:48Z","timestamp":1270495368000},"page":"382-391","source":"Crossref","is-referenced-by-count":5,"title":["A 800Mpixel\/sec reconfigurable image correlator on XC6216"],"prefix":"10.1007","author":[{"given":"Tom","family":"Kean","sequence":"first","affiliation":[]},{"given":"Ann","family":"Duncan","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,7,29]]},"reference":[{"key":"39_CR1","unstructured":"Xilinx Inc, \u201cXC6200 FPGA Family Advanced Product Description\u201d, available from Xilinx Inc. 2 100 Logic Drive, San Jose, CA"},{"key":"39_CR2","doi-asserted-by":"crossref","unstructured":"Wayne Luk and Nabeel Shirazi, \u201cModelling and Optimising Run Time Reconfigurable Systems\u201c, Proc IEEE Symposium on FPGAs for Custom Computing Machines, Napa, CA 1996.","DOI":"10.1109\/FPGA.1996.564815"},{"key":"39_CR3","unstructured":"Tom Kean, \u201cConfigurable Logic: A Dynamically Programmable Cellular Architecture and its VLSI Implementation\u201d, PhD Thesis CST62-89, University of Edinburgh, Dept of Computer Science."},{"key":"39_CR4","unstructured":"Tom Kean and John Gray \u201cConfigurable Hardware: A new paradigm for computation\u201d, Advanced Research in VLSI, Proc. Decennial Caltech Conference, MIT Press 1989."},{"key":"39_CR5","doi-asserted-by":"crossref","unstructured":"Brian Von Herzen, \u201c250MHz correlation using high-performance reconfigurable computing engines\u201d, Proc SPIE \u2014 The International Society for Optical Engineering, vol. 2914, pp34\u201343.","DOI":"10.1117\/12.255833"},{"key":"39_CR6","doi-asserted-by":"crossref","unstructured":"Parallel Counters, Earl E. Swartzlander Jnr. IEEE Trans on Computing C-22, pp1021\u20131024(1973)","DOI":"10.1109\/T-C.1973.223639"},{"key":"39_CR7","unstructured":"Tom Kean and John Gray, \u201cConfigurable Hardware: Two case studies of micrograin computation\u201d, Systolic Array Processors, Prentice Hall, 1989. Edited by McCanny, McWhirter and Swartzlander, pp310\u2013319."},{"key":"39_CR8","doi-asserted-by":"crossref","unstructured":"P.W. Foulk and L.D. Hodgson, \u201cData folding in SRAM configurable FPGAs\u201d, Proc IEEE Symposium on FPGAs for Custom Computing Machines, Napa, CA 1993","DOI":"10.1109\/FPGA.1993.279467"}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-63465-7_243","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,19]],"date-time":"2025-02-19T21:15:25Z","timestamp":1739999725000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-63465-7_243"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540634652","9783540695578"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/3-540-63465-7_243","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1997]]}}}