{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T17:05:52Z","timestamp":1743440752596},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540634652"},{"type":"electronic","value":"9783540695578"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1997]]},"DOI":"10.1007\/3-540-63465-7_253","type":"book-chapter","created":{"date-parts":[[2010,4,5]],"date-time":"2010-04-05T15:22:48Z","timestamp":1270480968000},"page":"472-481","source":"Crossref","is-referenced-by-count":6,"title":["FPGA implementation of real-time digital controllers using on-line arithmetic"],"prefix":"10.1007","author":[{"given":"Arnaud","family":"Tisserand","sequence":"first","affiliation":[]},{"given":"Martin","family":"Dimmler","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2005,7,29]]},"reference":[{"issue":"6","key":"49_CR1","doi-asserted-by":"publisher","first-page":"707","DOI":"10.1109\/31.55029","volume":"37","author":"R. Hartley","year":"1990","unstructured":"R. Hartley and P. Corbett, \u201cDigit-serial processing techniques\u201d, IEEE Transactions on Circuits and Systems, vol. 37, no. 6, pp. 707\u2013719, June 1990.","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"49_CR2","doi-asserted-by":"publisher","first-page":"212","DOI":"10.1016\/0743-7315(91)90045-B","volume":"11","author":"M.D. Ercegovac","year":"1991","unstructured":"M.D. Ercegovac and T. Lang, \u201cModule to perform multiplication, division and square root in systolic arrays for matrix computations\u201d, Journal of Parallel and Distributed Computing, vol. 11, pp. 212\u2013221, 1991.","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"49_CR3","doi-asserted-by":"crossref","unstructured":"M.D. Ercegovac, \u201cOn-line arithmetic: an overview.\u201d, in SPIE, Real Time Signal Processing VII, SPIE, Ed., 1984, pp. 86\u201393.","DOI":"10.1117\/12.944012"},{"key":"49_CR4","doi-asserted-by":"publisher","first-page":"336","DOI":"10.1006\/jpdc.1994.1093","volume":"22","author":"J.C. Bajard","year":"1994","unstructured":"J.C. Bajard, J. Duprat, S. Kla, and J.M. Muller,\u201cSome operators for on-line radix-2 computations\u201d, Journal of Parallel and Distributed Computing, vol. 22, pp. 336\u2013345, 1994.","journal-title":"Journal of Parallel and Distributed Computing"},{"issue":"7","key":"49_CR5","doi-asserted-by":"crossref","first-page":"681","DOI":"10.1109\/TC.1977.1674900","volume":"C-26","author":"M.D. Ercegovac","year":"1977","unstructured":"M.D. Ercegovac and K.S. Trivedi, \u201cOn-line algorithms for division and multiplication\u201d, IEEE Trans. Comp., vol. C-26, no. 7, pp. 681\u2013687, 1977.","journal-title":"IEEE Trans. Comp."},{"key":"49_CR6","unstructured":"M.J. Irwin and R.M. Owens, \u201cOn-line algorithms for the design of pipeline architecture\u201d, in 4th Symposium on Computer Architecture. 1979, IEEE Computer Society Press."},{"key":"49_CR7","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1109\/TEC.1961.5219227","volume":"10","author":"A. Avizienis","year":"1961","unstructured":"A. Avizienis, \u201cSigned-digit number representations for fast parallel arithmetic\u201d, IRE Transactions on Electronic Computers, vol. 10, pp. 389\u2013400, 1961, Reprinted in E.E. Swartzlander, Computer Arithmetic, Vol. 2, IEEE Computer Society Press Tutorial, 1990.","journal-title":"IRE Transactions on Electronic Computers"},{"key":"49_CR8","unstructured":"Doug Conner, \u201cReconfigurable logic: Hardware speed with software flexibility\u201d, EDN Europe, pp. 15\u201323, July 1996."},{"issue":"17","key":"49_CR9","doi-asserted-by":"crossref","first-page":"895","DOI":"10.1109\/TC.1987.1676986","volume":"C-36","author":"M.D. Ercegovac","year":"1987","unstructured":"M.D. Ercegovac and T. Lang, \u201cOn-the-fly conversion of redundant into conventional representations\u201d, IEEE Transactions on Computers, vol. C-36, no. 17, pp. 895\u2013897, July 1987.","journal-title":"IEEE Transactions on Computers"},{"key":"49_CR10","unstructured":"Actel, ACT Family FPGA Databook, Actel Corporation, 1996."}],"container-title":["Lecture Notes in Computer Science","Field-Programmable Logic and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-63465-7_253","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T20:18:26Z","timestamp":1558988306000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-63465-7_253"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997]]},"ISBN":["9783540634652","9783540695578"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/3-540-63465-7_253","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1997]]}}}