{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T04:19:59Z","timestamp":1742617199923,"version":"3.40.2"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540643593"},{"type":"electronic","value":"9783540697565"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/3-540-64359-1_678","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T23:38:32Z","timestamp":1330299512000},"page":"85-90","source":"Crossref","is-referenced-by-count":2,"title":["HOSMII: A virtual hardware integrated with DRAM"],"prefix":"10.1007","author":[{"given":"Yuichiro","family":"Shibata","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hidenori","family":"Miyazaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiao-ping","family":"Ling","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,8]]},"reference":[{"key":"15_CR1","unstructured":"T. Miyazaki: \u201cReconfigurable Systems: A Survey\u201d Proc. ASP-DAC '98, 7C\u20131, 1998."},{"key":"15_CR2","unstructured":"H. Amano, Y. Shibata: \u201cReconfigurable Systems: Activities in Asia and South Pacific\u201d Proc. ASP-DAC '98, 7C\u20133, 1998."},{"key":"15_CR3","doi-asserted-by":"crossref","unstructured":"X.-P. Ling, H. Amano: \u201cWASMII: A Data Driven Computer on a Virtual Hardware\u201d Proc. FCCM '93, pp. 33\u201342, 1993.","DOI":"10.1007\/3-540-56891-3_49"},{"key":"15_CR4","unstructured":"S. Yoshimi (Fujitsu Corp.): \u201cMultifunction Programmable Logic Device\u201d Patent (A) HEI-2130023, 1990."},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"S. Trimberger, D. Carberry, A. Johnson and J. Wong: \u201cA Time-Multiplexed FPGA\u201d Proc. FCCM '97, pp. 22\u201328, 1997.","DOI":"10.1109\/FPGA.1997.624601"},{"key":"15_CR6","unstructured":"X.-P. Ling, Y. Shibata, H. Miyazaki, H. Amano, K. Higure: \u201cTotal System Image of the Reconfigurable Machine WASMII\u201d Proc. PDPTA, pp. 1092\u20131096, 1997."},{"key":"15_CR7","unstructured":"E. Tau, I. Eslick, D. Chen, J. Brown, A. DeHon: \u201cA First Generation DPGA Implementation\u201d Proc. FPD'95, pp. 138\u2013143, 1995."},{"key":"15_CR8","doi-asserted-by":"crossref","unstructured":"M. Motomura, Y. Aimoto, A. Shibayama, Y. Yabe, M. Yamashina: \u201cAn Embedded DRAMFPGA Chip with Instantaneous Logic Reconfiguration\u201d Proc. Symposium on VLSI Circuits, 1997.","DOI":"10.1109\/VLSIC.1997.623804"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"Y. Takefuji: \u201cNeural Network Parallel Computing\u201d Kluwer Academic Publishers, 1992. *** DIRECT SUPPORT *** A0008D07 00005","DOI":"10.1007\/978-1-4615-3642-0"}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-64359-1_678.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,21]],"date-time":"2025-03-21T23:46:40Z","timestamp":1742600800000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-64359-1_678"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540643593","9783540697565"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/3-540-64359-1_678","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1998]]}}}