{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:23:05Z","timestamp":1725664985664},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540643593"},{"type":"electronic","value":"9783540697565"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/3-540-64359-1_679","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T18:38:31Z","timestamp":1330281511000},"page":"91-98","source":"Crossref","is-referenced-by-count":7,"title":["Hardware reconfigurable neural networks"],"prefix":"10.1007","author":[{"given":"Jean-Luc","family":"Beuchat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacques-Olivier","family":"Haenni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduardo","family":"Sanchez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,8]]},"reference":[{"key":"16_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-6125-5","volume-title":"Digital System Design and Prototyping Using Field Programmable Logic","author":"Z. Salcic","year":"1997","unstructured":"Z. Salcic, A. Smailagic. Digital System Design and Prototyping Using Field Programmable Logic. Kluwer Academic Publishers, Boston, 1997."},{"key":"16_CR2","first-page":"1","volume-title":"Towards Evolvable Hardware","author":"E. Sanchez","year":"1997","unstructured":"E. Sanchez. Field Programmable Gate Array (FPGA) Circuits. In E. Sanchez, M. Tomassini (eds.). Towards Evolvable Hardware. Springer-Verlag, Berlin, 1997, pp. 1\u201318."},{"key":"16_CR3","unstructured":"J. Villasenor, W. H. Mangione-Smith. Configurable Computing. Scientific American, June 1997, pp. 54\u201359."},{"issue":"16","key":"16_CR4","first-page":"3","volume":"10","author":"M. Slater","year":"1996","unstructured":"M. Slater. The Many Faces of Network Computers. Microprocessor Report, Vol. 10, num. 16, 1996, p. 3.","journal-title":"Microprocessor Report"},{"key":"16_CR5","unstructured":"Motorola. MC68360, Quad Integrated Communications Controller, User's Manual. 1993."},{"key":"16_CR6","unstructured":"Altera Corporation. EPF10K130, Embedded Programmable Logic Device. San Jose, April 1997."},{"key":"16_CR7","unstructured":"RTEMS Home Page, http:\/\/Lancelot.gcs.redstone.army.mil\/rterns.html."},{"key":"16_CR8","unstructured":"Kaffe, A free virtual machine to run Java(tm) code, http:\/\/www.kaffe.org\/."},{"issue":"9","key":"16_CR9","first-page":"1425","volume":"78","author":"M. A. Lehr","year":"1990","unstructured":"M. A. Lehr, B. Widrow. 30 Years of Adaptative Neural Networks: Perceptron, Madaline and Backpropagation. Proc. IEEE, 78(9): 1425\u20131442, September 1990.","journal-title":"Proc. IEEE"},{"issue":"2","key":"16_CR10","doi-asserted-by":"publisher","first-page":"270","DOI":"10.1109\/72.207614","volume":"4","author":"S. Sakaue","year":"1993","unstructured":"S. Sakaue, T. Kohda, H. Yamamoto, S. Maruno, Y. Shimeki. Reduction of Required Bits for Backpropagation Applied to Pattern Recognition. IEEE Transactions on Neural Networks, Vol. 4, no. 2, March 1993, pp. 270\u2013275.","journal-title":"IEEE Transactions on Neural Networks"},{"key":"16_CR11","doi-asserted-by":"crossref","first-page":"180","DOI":"10.1109\/FPGA.1994.315611","volume-title":"Proceedings of the IEEE Workshop on FPGAS for Custom Comput ing Machines","author":"J.G. Eldredge","year":"1994","unstructured":"J.G. Eldredge and B.L. Hutchings. Density Enhancement of a Neural Network Using FPGAs and Run-Time Reconfiguration. In Duncan A. Buell and Kenneth L. Pocek, editors, Proceedings of the IEEE Workshop on FPGAS for Custom Comput ing Machines, pages 180\u2013188, Los Alamitos, California, April 1994. IEEE Computer Society, IEEE Computer Society Press."}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-64359-1_679.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T21:45:20Z","timestamp":1619559920000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-64359-1_679"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540643593","9783540697565"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/3-540-64359-1_679","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1998]]}}}