{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:23:03Z","timestamp":1725664983177},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540643593"},{"type":"electronic","value":"9783540697565"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/3-540-64359-1_681","type":"book-chapter","created":{"date-parts":[[2012,2,26]],"date-time":"2012-02-26T23:38:34Z","timestamp":1330299514000},"page":"105-110","source":"Crossref","is-referenced-by-count":0,"title":["PACE: Processor architectures for circuit emulation"],"prefix":"10.1007","author":[{"given":"Reiner","family":"Kolla","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oliver","family":"Springauf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,8]]},"reference":[{"key":"18_CR1","doi-asserted-by":"crossref","unstructured":"S. Brown, FPGA Architectural Research: A Survey, IEEE Design and Test of Computers, 9\u201315, Winter 1996","DOI":"10.1109\/54.544531"},{"key":"18_CR2","unstructured":"A. DeHon, Reconfigurable Architectures for General-Purpose Computing, A.I. Report #1586, Massachusetts Institute of Technology, October 1996"},{"key":"18_CR3","unstructured":"F Gasperoni, U. Schwiegelshohn, J. Turek, Cyclic Scheduling on p Processors: Optimality and Periodicity, Report #0396, Faculty of Electrical Engineering, Universit\u00e4t Dortmund."},{"key":"18_CR4","doi-asserted-by":"crossref","unstructured":"D. Jones, D. M. Lewis, A Time Multiplexed FPGA Architecture for Logic Emulation, Proc. Third ACM International Symposion on FPGAs, ACM, 1995","DOI":"10.1109\/CICC.1995.518231"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"G. C. Sih, E. A. Lee, A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architectures, IEEE Transactions on Parallel and Distributed Systems, Vol. 4, No. 2, February 1993","DOI":"10.1109\/71.207593"}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Processing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-64359-1_681.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,28]],"date-time":"2021-04-28T01:45:21Z","timestamp":1619574321000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-64359-1_681"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540643593","9783540697565"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/3-540-64359-1_681","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1998]]}}}