{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:04:38Z","timestamp":1737435878538,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540646556"},{"type":"electronic","value":"9783540691150"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1998]]},"DOI":"10.1007\/3-540-69115-4_36","type":"book-chapter","created":{"date-parts":[[2007,8,10]],"date-time":"2007-08-10T18:38:12Z","timestamp":1186771092000},"page":"263-270","source":"Crossref","is-referenced-by-count":5,"title":["An Application of Genetic Algorithms to Floorplanning of VLSI"],"prefix":"10.1007","author":[{"given":"Kazuhiko","family":"Eguchi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junya","family":"Suzuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoshi","family":"Yamane","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenji","family":"Oshima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[1999,2,26]]},"reference":[{"key":"36_CR1","unstructured":"M.A. Breuer, Design automation of Digital Systems, Prentice-Hall, 1972 Hall, 1972"},{"key":"36_CR2","unstructured":"T. Ohtsuki, Layout design and Verification: Advances in CAD for VLSI Vol.14, North-Holland 1986"},{"key":"36_CR3","first-page":"343","volume":"1","author":"M.A. Breuer","year":"1977","unstructured":"M.A. Breuer, Mini-Cut Placement, Jou. of Design Automation & Fault-tolerant Computing Vol.1 October 1977 pp343\u2013362","journal-title":"Mini-Cut Placement, Jou. of Design Automation & Fault-tolerant Computing"},{"key":"36_CR4","unstructured":"D.F. Wong, C.L. Liu, Floorplan Design for Rectangular and L-Shaped Moddule, Proc of ICCAD87, November 1987 pp520\u2013523"},{"key":"36_CR5","doi-asserted-by":"crossref","unstructured":"J.P. Cohoon, S.U. Hegde, W.N. Martin, D. Richard, Floorplan design Using distributed Genetic Algorithms, Proc of ICCAD88, November 1988 pp452\u2013455","DOI":"10.1109\/ICCAD.1988.122547"},{"key":"36_CR6","doi-asserted-by":"crossref","unstructured":"G. Vijayan, R.S. Tsay, Floorplanning by Topological Constraint Reduction, ICCAD90, November 1990 pp106\u2013109","DOI":"10.1109\/ICCAD.1990.129853"},{"key":"36_CR7","unstructured":"J.P. Cohoon and W.D. Paris, Genetic Placement, Proc of ICCAD86, November 1986 pp422\u2013425"},{"key":"36_CR8","doi-asserted-by":"crossref","unstructured":"E.M. Rudnik, J.H. Patel, G.S. Greestein, T.M. Niermann, Sequential Circuit Test Generation in a Genetic Algorithm Framework, Proc. oc 31st design Automation Conference, June 1994 pp698\u2013704","DOI":"10.1145\/196244.196619"}],"container-title":["Lecture Notes in Computer Science","Rough Sets and Current Trends in Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3-540-69115-4_36","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T07:49:36Z","timestamp":1737359376000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3-540-69115-4_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1998]]},"ISBN":["9783540646556","9783540691150"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/3-540-69115-4_36","relation":{},"ISSN":["0302-9743"],"issn-type":[{"type":"print","value":"0302-9743"}],"subject":[],"published":{"date-parts":[[1998]]}}}