{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:00:54Z","timestamp":1725663654312},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540512844"},{"type":"electronic","value":"9783540461838"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1989]]},"DOI":"10.1007\/3540512845_32","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T20:51:11Z","timestamp":1330203071000},"page":"52-69","source":"Crossref","is-referenced-by-count":1,"title":["Modeling and analysis of multiprocessor systems with priority and multiple resources allocation to the tasks"],"prefix":"10.1007","author":[{"given":"P. K.","family":"Chande","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. K.","family":"Ramani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P. C.","family":"Sharma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,26]]},"reference":[{"key":"4_CR1","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1109\/TIE.1984.350056","volume":"IE-31","author":"F. Ozguner","year":"1984","unstructured":"F. Ozguner and M.L. Kao, \"A multiprocessor system for fault-tolerant control of an articulated mechanism,\" IEEE Trans. Ind. Elect., vol. IE-31, pp. 130\u2013136, May 1984.","journal-title":"IEEE Trans. Ind. Elect."},{"key":"4_CR2","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1109\/TIE.1984.350054","volume":"IE-31","author":"A. Gupta","year":"1984","unstructured":"A. Gupta and H.M. Toong, \"Microcomputers in industrial control applications,\" IEEE Trans. Ind. Elect., vol. IE-31, pp. 109\u2013119, May 1984.","journal-title":"IEEE Trans. Ind. Elect."},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"P.K.Chande, A.K.Ramani and P.C.Sharma, \"Modular TMR multiprocessor system,\" IEEE Trans. Ind. Elect. (to appear).","DOI":"10.1109\/41.20342"},{"key":"4_CR4","doi-asserted-by":"crossref","first-page":"360","DOI":"10.1109\/TC.1980.1675586","volume":"C-29","author":"R.A. Finkel","year":"1980","unstructured":"R.A. Finkel and M.H. Solomon, \"Processors interconnections strategies,\" IEEE Trans. Comput., vol. C-29, pp. 360\u2013371, May 1980.","journal-title":"IEEE Trans. Comput."},{"key":"4_CR5","unstructured":"Special Issue on Interconnection Networks, IEEE Comput., vol. C-14, Dec. 1981."},{"key":"4_CR6","doi-asserted-by":"crossref","first-page":"869","DOI":"10.1109\/TC.1984.1676348","volume":"C-33","author":"H.D. Kirswann","year":"1984","unstructured":"H.D. Kirswann and F. Kaufmann, \"Poolpo-pool of processors for process control applications,\" IEEE Trans. Comput., vol. C-33, pp. 869\u2013878, Oct. 1984.","journal-title":"IEEE Trans. Comput."},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"J.Kriz, \"A queueing analysis of a symmetric multiprocessor with shared memories and buses,\" Proc. IEE (in english) vol. 130, May 1982.","DOI":"10.1049\/ip-e.1983.0017"},{"key":"4_CR8","doi-asserted-by":"crossref","first-page":"934","DOI":"10.1109\/TC.1985.6312197","volume":"C-34","author":"T.N. Mudge","year":"1985","unstructured":"T.N. Mudge and H.B. Sadoun, \"A semi-Markov model for the performance of multiple-bus systems,\" IEEE Trans. Comput., vol. C-34, pp. 934\u2013942, Oct. 1985.","journal-title":"IEEE Trans. Comput."},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"D.Towsley, \"An approximate analysis of multiprocessor system,\" in Proc. ACM SIGMETRICS conf. Measurement Modeling Comput. Syst., Aug. 1983, pp. 207\u2013213.","DOI":"10.1145\/800040.801409"},{"key":"4_CR10","unstructured":"L.N.Bhuyan, \"A combinational analysis of multibus multiprocessor,\" in Proc. IEEE 1984, Int. Conf. Parallel Pracessing, Aug. 1984, pp. 225\u2013227."},{"key":"4_CR11","first-page":"779","volume":"87","author":"P.K. Chande","year":"1987","unstructured":"P.K. Chande, A.K. Ramani and P.C. Sharma, \"CAE approach to multiprocessor design,\" in Proc. IEEE 1987 Ind. Elect. Conf., IECON 87, Nov. 1987, pp. 779\u2013785.","journal-title":"Proc. IEEE 1987 Ind. Elect. Conf., IECON"},{"key":"4_CR12","doi-asserted-by":"crossref","first-page":"1227","DOI":"10.1109\/TC.1982.1675947","volume":"C-31","author":"T. Lang","year":"1982","unstructured":"T. Lang, M. Valcro and I. Alegre, \"Bandwidth of cross-bar and multiple-bus connections for multiprocessors,\" IEEE Trans. Comput., vol. C-31, pp. 1227\u20131233, Dec. 1982.","journal-title":"IEEE Trans. Comput."},{"key":"4_CR13","doi-asserted-by":"publisher","first-page":"307","DOI":"10.1109\/41.192679","volume":"IE-35","author":"L. Ciminiera","year":"1988","unstructured":"L. Ciminiera and A. Valenzano, \"Acknowledgement and priority mechanism in the 802.4 token-bus,\" IEEE Trans. Ind. Elect., vol. IE-35, pp. 307\u2013316, May 1988.","journal-title":"IEEE Trans. Ind. Elect."},{"key":"4_CR14","doi-asserted-by":"publisher","first-page":"103","DOI":"10.1145\/356683.356688","volume":"9","author":"P.H. Enslow","year":"1977","unstructured":"P.H. Enslow, \"Multiprocessor Organization,\" Computing Surveys, vol. 9, pp. 103\u2013109, ACM, March 1977.","journal-title":"Computing Surveys"},{"key":"4_CR15","unstructured":"K.Hwang and F.A.Briggs, \"Computer Architecture and Parallel Processing,\" McGraw-Hill, 1984."},{"key":"4_CR16","unstructured":"Stone H.S., Introduction to Computer Architecture, Chicago, Science Research Associates, Inc."},{"key":"4_CR17","unstructured":"Humond B.H., A Study in Memory Interference Models, Ph.D Thesis, Computing Research Lab., The University of Michigan, Ann Arbor, April 1985."},{"key":"4_CR18","doi-asserted-by":"crossref","unstructured":"S.M.Ross, Stochastic Processes, John Wiley & Sons, 1983, pp. 205\u2013207.","DOI":"10.1016\/B978-0-12-598420-1.50011-8"},{"key":"4_CR19","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/TIE.1987.350920","volume":"IE-34","author":"N. Bogunovic","year":"1987","unstructured":"N. Bogunovic, \"Process scheduling procedure for a class of real-time computer system,\" IEEE Trans. on Ind. Elect., vol. IE-34, pp. 29\u201334, Feb. 1987.","journal-title":"IEEE Trans. on Ind. Elect."},{"issue":"3","key":"4_CR20","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1145\/24068.24070","volume":"5","author":"K. Schwan","year":"1987","unstructured":"K. Schwan, T. Bihari, B.W. Weide and G. Taulbee, \"High performance operating system primitives for robotics and real-time control systems,\" ACM Trans. on Computer systems, vol. 5, no.3, pp.189\u2013231, Aug. 1987.","journal-title":"ACM Trans. on Computer systems"},{"key":"4_CR21","unstructured":"Locke C.D., Best Effort Decision Making for Real-Time Scheduling, Ph.D. Thesis, Carneigie-Mellon University, Computer Science Deptt."},{"key":"4_CR22","unstructured":"D.Locke, E.D.Jenson and H.Tokuda, \"A time driven scheduling model for real-time operating system,\" Advanced Workshop on Fault-Tolerant Computing, ISRO-IISc., Bangalore, India, July 1987."}],"container-title":["Lecture Notes in Computer Science","PARLE '89 Parallel Architectures and Languages Europe"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3540512845_32.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:20:30Z","timestamp":1605648030000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3540512845_32"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989]]},"ISBN":["9783540512844","9783540461838"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/3540512845_32","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1989]]}}}