{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:36:43Z","timestamp":1761323803985},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540512844"},{"type":"electronic","value":"9783540461838"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1989]]},"DOI":"10.1007\/3540512845_43","type":"book-chapter","created":{"date-parts":[[2012,2,25]],"date-time":"2012-02-25T20:50:23Z","timestamp":1330203023000},"page":"238-250","source":"Crossref","is-referenced-by-count":4,"title":["Architecture of a communication network processor"],"prefix":"10.1007","author":[{"given":"W. G. P.","family":"Mooij","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Ligtenberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2005,6,26]]},"reference":[{"key":"15_CR1","doi-asserted-by":"crossref","unstructured":"S. Ahuja, N.J. Carriero, D. Gelernter, V. Krishnaswamy, \u201cMatching Language and Hardware for Parallel Computation in Linda\u201d, IEEE Transactions on Computers, Vol. 37, No 8, 1988","DOI":"10.1109\/12.2244"},{"key":"15_CR2","doi-asserted-by":"crossref","unstructured":"Paul Anderson, Chris Hanking, Paul Kelly, Peter Osmon, Malcolm Shute, \u201cCOBWEB-2: Structured Specification of a Wafer-Scale Supercomputer\u201d, Proc. PARLE, 1987","DOI":"10.1007\/3-540-17943-7_120"},{"key":"15_CR3","doi-asserted-by":"crossref","unstructured":"J.K. Annot, R.A.H. van Twist, \u201cA Novel Deadlock Free and Starvation Free Packet Switching Communication Processor\u201d, Proc. PARLE, 1987","DOI":"10.1007\/3-540-17943-7_121"},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"William J. Dally, \u201cA VLSI Architecture for Concurrent Data Structures\u201d, Thesis, March 1986","DOI":"10.1007\/978-1-4613-1995-5"},{"key":"15_CR5","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1007\/BF01660031","volume":"1","author":"W. J. Dally","year":"1986","unstructured":"William J. Dally, Charles L. Seitz, \u201cThe torus routing chip\u201d, Distributed Computing, Vol. 1, page 187\u2013196, 1986","journal-title":"Distributed Computing"},{"key":"15_CR6","unstructured":"Albert G. Greenberg, Jonathan Goodman, \u201cSharp Approximate Models of Adaptive Routing in Mesh Networks\u201d, Proc. Teletraffic and Performance Evaluation, 1986"},{"key":"15_CR7","doi-asserted-by":"crossref","unstructured":"Klaus D. G\u00fcnther, \u201cPrevention of Deadlocks in Packet-Switched Data Transport Systems\u201d, IEEE Transactions on Communications, Vol 29, No. 4, April 1981","DOI":"10.1109\/TCOM.1981.1095021"},{"key":"15_CR8","unstructured":"Al Kernek, \u201cMassively Parallel Systems \u2014 The Revolution has begun\u201d, SuperComputing Magazine, page 25\u201327, Fall 1988"},{"key":"15_CR9","unstructured":"S. Lucco, \u201cA heuristic Linda Kernel for Hypercube Multiprocessors\u201d, Proc. 1986 Workshop Hypercube Multiprocessors, 1986"},{"key":"15_CR10","doi-asserted-by":"crossref","unstructured":"N. F. Maxemchuk, \u201cRegular Mesh Topologies in Local and Metropolitan Area Networks\u201d, AT&T Technical Journal, Vol. 64, No. 7, Sept. 1985","DOI":"10.1002\/j.1538-7305.1985.tb00030.x"},{"key":"15_CR11","unstructured":"David May, \u201cOCCAM implementation on the Transputer\u201d, Proc. of the 12th Symposium on Computer Architecture, 1985"},{"key":"15_CR12","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1016\/0167-8191(87)90008-1","volume":"5","author":"D. Parkinson","year":"1987","unstructured":"D. Parkinson, \u201cOrganizational aspects of using parallel computers\u201d, Parallel Computing, Vol. 5, page 75\u201383, 1987","journal-title":"Parallel Computing"},{"key":"15_CR13","unstructured":"A.G. Starreveld, W.G.P. Mooij, W.E. van Waning, L.O. Hertzberger, \u201cDesign and Evaluation of a Parallel Implementation of Prolog\u201d, Parallel Processing and Applications, page 355\u2013362, 1988"},{"key":"15_CR14","unstructured":"W. Vree, \u201cExperiments with coarse grain parallel graph reduction\u201d, Workshop on Parallel Computing of the FGCS congress, 1987"},{"issue":"6","key":"15_CR15","doi-asserted-by":"crossref","first-page":"823","DOI":"10.1002\/j.1538-7305.1981.tb03383.x","volume":"60","author":"N.H.E. Weste","year":"1981","unstructured":"N.H.E. Weste, \u201cMULGA \u2014 An Interactive Symbolic Layout System for the Design of Integrated Circuits\u201d, The Bell System Technical Journal, Vol. 60, No. 6, page 823\u2013857, July-August 1981","journal-title":"The Bell System Technical Journal"}],"container-title":["Lecture Notes in Computer Science","PARLE '89 Parallel Architectures and Languages Europe"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/3540512845_43.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T21:20:33Z","timestamp":1605648033000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/3540512845_43"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989]]},"ISBN":["9783540512844","9783540461838"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/3540512845_43","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1989]]}}}