{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:12:46Z","timestamp":1742911966487,"version":"3.40.3"},"publisher-location":"Boston, MA","reference-count":5,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387307701"},{"type":"electronic","value":"9780387301624"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-0-387-30162-4_148","type":"book-chapter","created":{"date-parts":[[2008,6,26]],"date-time":"2008-06-26T18:35:59Z","timestamp":1214505359000},"page":"322-326","source":"Crossref","is-referenced-by-count":1,"title":["FPGA Technology Mapping"],"prefix":"10.1007","author":[{"given":"Jason","family":"Cong","sequence":"first","affiliation":[]},{"given":"Yuzheng","family":"Ding","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"148_CR1_148","doi-asserted-by":"crossref","DOI":"10.1561\/9781933019857","volume-title":"FPGA design automation: a survey. Foundations and Trends in Electronic Design Automation, vol 1, no 3","author":"D. Chen","year":"2006","unstructured":"Chen, D., Cong, J., Pan, P.: FPGA design automation: a\u00a0survey. Foundations and Trends in Electronic Design Automation, vol 1, no 3. Now Publishers, Hanover, USA (2006)"},{"key":"148_CR2_148","doi-asserted-by":"crossref","unstructured":"Cong, J., Ding, Y.: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs, Proc. IEEE\/ACM International Conference on Computer-Aided Design, pp.\u00a048\u201353. San Jose, USA (1992)","DOI":"10.1109\/ICCAD.1992.279398"},{"issue":"2","key":"148_CR3_148","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1145\/233539.233540","volume":"1","author":"J. Cong","year":"1996","unstructured":"Cong, J., Ding, Y.: Combinational logic synthesis for LUT based field programmable gate arrays. ACM Trans. Design Autom. Electron. Sys. 1(2): 145\u2013204 (1996)","journal-title":"ACM Trans. Design Autom. Electron. Sys."},{"key":"148_CR4_148","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611970265","volume-title":"Data Structures and Network Algorithms","author":"R.E. Tarjan","year":"1983","unstructured":"Tarjan, R.: Data Structures and Network Algorithms. SIAM. Philadelphia, USA (1983)"},{"key":"148_CR5_148","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2742-8","volume-title":"Field-Programmable Gate Array Technology","author":"S. Trimberger","year":"1994","unstructured":"Trimberger, S.: Field-Programmable Gate Array Technology. Springer, Boston, USA (1994)"}],"container-title":["Encyclopedia of Algorithms"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-30162-4_148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,3]],"date-time":"2022-09-03T02:16:24Z","timestamp":1662171384000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-0-387-30162-4_148"}},"subtitle":["1992; Cong, Ding"],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9780387307701","9780387301624"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-30162-4_148","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}