{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T08:27:58Z","timestamp":1742977678102,"version":"3.40.3"},"publisher-location":"Boston, MA","reference-count":9,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387307701"},{"type":"electronic","value":"9780387301624"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-0-387-30162-4_364","type":"book-chapter","created":{"date-parts":[[2008,6,26]],"date-time":"2008-06-26T18:30:58Z","timestamp":1214505058000},"page":"820-824","source":"Crossref","is-referenced-by-count":0,"title":["Sequential Circuit Technology Mapping"],"prefix":"10.1007","author":[{"given":"Peichen","family":"Pan","sequence":"first","affiliation":[]}],"member":"297","reference":[{"issue":"1","key":"364_CR1_364","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/43.273754","volume":"13","author":"J. Cong","year":"1994","unstructured":"Cong, J., Ding, Y.: FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs. IEEE Trans. on Comput. Aided Des. of Integr. Circuits and Syst., 13(1), 1\u201312 (1994)","journal-title":"IEEE Trans. on Comput. Aided Des. of Integr. Circuits and Syst."},{"key":"364_CR2_364","doi-asserted-by":"crossref","unstructured":"Cong, J., Wu, C.: FPGA Synthesis with Retiming and Pipelining for Clock Period Minimization of Sequential Circuits. ACM\/IEEE Design Automation Conference (1997)","DOI":"10.1145\/266021.266309"},{"key":"364_CR3_364","doi-asserted-by":"crossref","unstructured":"Keutzer, K.: DAGON: Technology Binding and Local Optimization by DAG Matching. ACM\/IEEE Design Automation Conference (1987)","DOI":"10.1145\/37888.37940"},{"key":"364_CR4_364","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1007\/BF01759032","volume":"6","author":"C.E. Leiserson","year":"1991","unstructured":"Leiserson, C.E., Saxe, J.B.: Retiming Synchronous Circuitry. Algorithmica 6, 5\u201335 (1991)","journal-title":"Algorithmica"},{"key":"364_CR5_364","unstructured":"Mishchenko, A., Chatterjee, S., Brayton, R., Ciesielski, M.: An integrated technology mapping environment. International Workshop on Logic Synthesis (2005)"},{"key":"364_CR6_364","first-page":"116","volume-title":"Proc. Intl. Conf. Comput. Design","author":"P. Pan","year":"1997","unstructured":"Pan, P.: Continuous Retiming: Algorithms and Applications. IEEE International Conference on Computer Design, pp.\u00a0116\u2013121. (1997)"},{"key":"364_CR7_364","doi-asserted-by":"crossref","unstructured":"Pan, P., Lin, C.C.: A\u00a0New Retiming-based Technology Mapping Algorithm for LUT-based FPGAs. ACM International Symposium on Field-Programmable Gate Arrays (1998)","DOI":"10.1145\/275107.275118"},{"key":"364_CR8_364","doi-asserted-by":"crossref","unstructured":"Pan, P., Liu, C.L.: Optimal Clock Period FPGA Technology Mapping for Sequential Circuits. ACM\/IEEE Design Automation Conference, June (1996)","DOI":"10.1145\/240518.240655"},{"key":"364_CR9_364","doi-asserted-by":"crossref","unstructured":"Pan, P., Liu, C.L.: Optimal Clock Period FPGA Technology Mapping for Sequential Circuits. ACM Trans. on Des. Autom. of Electron. Syst., 3(3), 437\u2013462 (1998)","DOI":"10.1145\/293625.293632"}],"container-title":["Encyclopedia of Algorithms"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-30162-4_364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,3]],"date-time":"2022-09-03T01:52:03Z","timestamp":1662169923000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-0-387-30162-4_364"}},"subtitle":["1998; Pan, Liu"],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9780387307701","9780387301624"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-30162-4_364","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}