{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T05:38:17Z","timestamp":1742967497614,"version":"3.40.3"},"publisher-location":"Boston, MA","reference-count":18,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387307701"},{"type":"electronic","value":"9780387301624"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-0-387-30162-4_48","type":"book-chapter","created":{"date-parts":[[2008,6,26]],"date-time":"2008-06-26T18:36:37Z","timestamp":1214505397000},"page":"90-94","source":"Crossref","is-referenced-by-count":0,"title":["Binary Decision Graph"],"prefix":"10.1007","author":[{"given":"Amit","family":"Prakash","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adnan","family":"Aziz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Aziz, A., Tasiran, S., Brayton, R.: BDD Variable Ordering for Interacting Finite State Machines. In: ACM Design Automation Conference, pp.\u00a0283\u2013288. (1994)","key":"48_CR1_48","DOI":"10.1145\/196244.196379"},{"unstructured":"Berman, C.L.: Ordered Binary Decision Diagrams and Circuit Structure. In: IEEE International Conference on Computer Design. (1989)","key":"48_CR2_48"},{"doi-asserted-by":"crossref","unstructured":"Brace, K., Rudell, R., Bryant, R.: Efficient Implementation of a\u00a0BDD Package. In: ACM Design Automation Conference. (1990)","key":"48_CR3_48","DOI":"10.1145\/123186.123222"},{"doi-asserted-by":"crossref","unstructured":"Brayton, R., Hachtel, G., McMullen, C., Sangiovanni-Vincentelli, A.: Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic Publishers (1984)","key":"48_CR4_48","DOI":"10.1007\/978-1-4613-2821-6"},{"key":"48_CR5_48","doi-asserted-by":"publisher","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"C-35","author":"R. Bryant","year":"1986","unstructured":"Bryant, R.: Graph-based Algorithms for Boolean Function Manipulation. IEEE Transac. Comp. C-35, 677\u2013691 (1986)","journal-title":"IEEE Transac. Comp."},{"key":"48_CR6_48","volume-title":"Introduction to Algorithms","author":"T.H. Cormen","year":"2001","unstructured":"Cormen, T.H., Leiserson, C.E., Rivest, R.H., Stein, C.: Introduction to Algorithms. MIT Press (2001)","edition":"2"},{"unstructured":"Garey, M.R., Johnson, D.S.: Computers and Intractability. W.H. Freeman and Co. (1979)","key":"48_CR7_48"},{"key":"48_CR8_48","doi-asserted-by":"publisher","first-page":"151","DOI":"10.1007\/BF00121125","volume":"1","author":"A. Gupta","year":"1993","unstructured":"Gupta, A.: Formal Hardware Verification Methods: A\u00a0Survey. Formal Method Syst. Des. 1, 151\u2013238 (1993)","journal-title":"Formal Method Syst. Des."},{"doi-asserted-by":"crossref","unstructured":"Karchmer, M.: Communication Complexity: A\u00a0New Approach to Circuit Depth. MIT Press (1989)","key":"48_CR9_48","DOI":"10.7551\/mitpress\/1948.001.0001"},{"doi-asserted-by":"crossref","unstructured":"Kuehlmann, A., Krohm, F.: Equivalence Checking Using Cuts and Heaps. In: ACM Design Automation Conference (1997)","key":"48_CR10_48","DOI":"10.1145\/266021.266090"},{"unstructured":"Malik, S., Wang, A.R., Brayton, R.K., Sangiovanni-Vincentelli, A.: Logic Verification using Binary Decision Diagrams in a\u00a0Logic Synthesis Environment. In: IEEE International Conference on Computer-Aided Design, pp.\u00a06\u20139. (1988)","key":"48_CR11_48"},{"doi-asserted-by":"crossref","unstructured":"McMillan, K.L.: Symbolic Model Checking. Kluwer Academic Publishers (1993)","key":"48_CR12_48","DOI":"10.1007\/978-1-4615-3190-6"},{"key":"48_CR13_48","volume-title":"Synthesis and Optimization of Digital Circuits","author":"G. De Micheli","year":"1994","unstructured":"De Micheli, G.: Synthesis and Optimization of Digital Circuits. McGraw Hill (1994)","edition":"1"},{"doi-asserted-by":"crossref","unstructured":"Schoning, U., Pruim, R.: Gems of Theoretical Computer Science. Springer (1998)","key":"48_CR14_48","DOI":"10.1007\/978-3-642-60322-8"},{"unstructured":"Sipser, M.: Introduction to the Theory of Computation, 2nd edn. Course Technology (2005)","key":"48_CR15_48"},{"unstructured":"Somenzi, F.: Colorado University Decision Diagram Package. http:\/\/vlsi.colorado.edu\/~fabio\/","key":"48_CR16_48"},{"doi-asserted-by":"crossref","unstructured":"Wegener, I.: Branching Programs and Binary Decision Diagrams. SIAM (2000)","key":"48_CR17_48","DOI":"10.1137\/1.9780898719789"},{"unstructured":"Yuan, J., Pixley, C., Aziz, A.: Constraint-Based Verfication. Springer (2006)","key":"48_CR18_48"}],"container-title":["Encyclopedia of Algorithms"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-30162-4_48","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,3]],"date-time":"2022-09-03T02:04:30Z","timestamp":1662170670000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-0-387-30162-4_48"}},"subtitle":["1986; Bryant"],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9780387307701","9780387301624"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-30162-4_48","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}