{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,13]],"date-time":"2025-01-13T07:40:12Z","timestamp":1736754012453,"version":"3.32.0"},"publisher-location":"Boston, MA","reference-count":17,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387393612"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-0-387-39362-9_23","type":"book-chapter","created":{"date-parts":[[2007,1,28]],"date-time":"2007-01-28T05:17:58Z","timestamp":1169961478000},"page":"215-224","source":"Crossref","is-referenced-by-count":7,"title":["Evaluating Energy-Aware Task Allocation Strategies for MPSOCS"],"prefix":"10.1007","author":[{"given":"Fabio","family":"Wronski","sequence":"first","affiliation":[]},{"given":"Eduardo Wenzel","family":"Bri\u00e3o","sequence":"additional","affiliation":[]},{"given":"Fl\u00e1vio Rech","family":"Wagner","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"23_CR1","unstructured":"M. Weiser, et al. Scheduling for Reduced CPU Energy. in: Symph. on OS Design and Imp., Monterey CA, 1994, pp. 13\u201323."},{"key":"23_CR2","unstructured":"D. Shin, et al. SimDVS: An Integrated Simulation Environment for Performance Evaluation of Dynamic Voltage Scaling Algorithms. in: Workshop on Power-Aware Computer Systems, Springer, Cambridge, MA, 2002, pp. 141\u2013156."},{"key":"23_CR3","unstructured":"C. Marcon, et al. Modeling the Traffic Effect for the Application Cores Mapping Problem onto NoCs. in: VLSI-SoC, Perth, Australia, 2005, pp."},{"issue":"2","key":"23_CR4","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/MCAS.2004.1330747","volume":"4","author":"D. Bertozzi","year":"2004","unstructured":"D. Bertozzi and L. Benini, Xpipes: A Network-on-chip Architecture for Gigascale Systems-on-Chip. IEEE Circuits and Systems Magazine, 4(2): 18\u201331 (2004).","journal-title":"IEEE Circuits and Systems Magazine"},{"key":"23_CR5","unstructured":"H. Wang. Orion: A power-performance simulator for interconnection networks, in: ACM MICRO, Istanbul, Turkey, 2002, pp. 294\u2013305."},{"issue":"4","key":"23_CR6","doi-asserted-by":"publisher","first-page":"437","DOI":"10.1109\/92.335012","volume":"2","author":"V. Tiwari","year":"1994","unstructured":"V. Tiwari, et al., Power analysis of embedded software: a first step towards software power minimization. IEEE Trans. on VLSI Systems, 2(4): 437\u2013445 (1994).","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"23_CR7","doi-asserted-by":"crossref","unstructured":"A.C.S. Beck, et al. CACO-PS: A General Purpose Cycle-Accurate Configurable Power Simulator. in: SBCCI, Washington, DC, USA, 2003, pp. 349.","DOI":"10.1109\/SBCCI.2003.1232852"},{"key":"23_CR8","unstructured":"J. Hu and R. Marculescu. Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints. in: DATE, Washington, DC, USA, 2004, pp. 10234."},{"issue":"12","key":"23_CR9","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/MC.2003.1250885","volume":"36","author":"N. S. Kim","year":"2003","unstructured":"N. S. Kim, et al., Leakage Current: Moore\u2019s Law Meets Static Power. Computer, 36(12): 68\u201375 (2003).","journal-title":"Computer"},{"key":"23_CR10","doi-asserted-by":"crossref","unstructured":"T.T. Ye, et al. Analysis of Power Consumption on Switch Fabrics in Network Routers. in: DAC, New Orleans, 2002, pp. 524\u2013529.","DOI":"10.1109\/DAC.2002.1012681"},{"key":"23_CR11","unstructured":"C.A. Zeferino, et al. RASoC: A Router Soft-Core for Networks-on-Chip. in: DATE, 2004, pp. 198\u2013205."},{"key":"23_CR12","doi-asserted-by":"crossref","unstructured":"F. Yao, et al. A scheduling model for reduced CPU energy, in: FOCS, Washington, DC, USA, 1995, pp. 374.","DOI":"10.1109\/SFCS.1995.492493"},{"key":"23_CR13","doi-asserted-by":"crossref","unstructured":"R.P. Dick, et al. TGFF: task graphs for free. in: CODES\/CASHE, Washington, USA, 1998, pp. 97\u2013101.","DOI":"10.1145\/278241.278309"},{"key":"23_CR14","doi-asserted-by":"crossref","unstructured":"M. A. Wehrmeister, et al. Optimizing Real-Time Embedded Systems Development Using a RTSJ-Based API. in: OTM Workshops, 2004, pp. 292\u2013302.","DOI":"10.1007\/978-3-540-30470-8_46"},{"key":"23_CR15","doi-asserted-by":"crossref","unstructured":"S.A. Ito, et al. Making Java Work for Microcontroller Applications. in: IEEE Design & Test, Los Alamitos, USA, 2001, pp. 100\u2013110.","DOI":"10.1109\/54.953277"},{"key":"23_CR16","unstructured":"D.S. Johnson, Near-optimal bin packing algorithms (Cambridge, Mass., 1973)."},{"key":"23_CR17","doi-asserted-by":"crossref","unstructured":"H. Aydin and Q. Yang. Energy-Aware Partitioning for Multiprocessor Real-Time Systems. in: IPDPS, 2003, pp. 113.","DOI":"10.1109\/IPDPS.2003.1213225"}],"container-title":["IFIP International Federation for Information Processing","From Model-Driven Design to Resource Management for Distributed Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-39362-9_23.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,13]],"date-time":"2025-01-13T06:48:54Z","timestamp":1736750934000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-39362-9_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9780387393612"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-39362-9_23","relation":{},"subject":[]}}