{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:49:05Z","timestamp":1725490145957},"publisher-location":"Boston, MA","reference-count":18,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387368375"},{"type":"electronic","value":"9780387687391"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-0-387-68739-1_1","type":"book-chapter","created":{"date-parts":[[2007,8,25]],"date-time":"2007-08-25T23:19:17Z","timestamp":1188083957000},"page":"3-12","source":"Crossref","is-referenced-by-count":1,"title":["ISPD 2005\/2006 Placement Benchmarks"],"prefix":"10.1007","author":[{"given":"Gi-Joon","family":"Nam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Charles J.","family":"Alpert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul G.","family":"Villarrubia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"C. Alpert, \u201cThe ISPD98 Circuit Benchmark Suite,\u201d in Proc. ACM\/IEEE International Symposium on Physical Design, 1998, pp. 80-85","key":"1_CR1_Ref","DOI":"10.1145\/274535.274546"},{"doi-asserted-by":"crossref","unstructured":"A. Agnihotri, S. Ono and P. Madden, \u201cRecursive Bisection Placement: Feng Shui 5.0 Implementation Details,\u201d in Proc. ACM\/IEEE International Symposium on Physical Design, 2005, pp. 230-232","key":"1_CR2_Ref","DOI":"10.1145\/1055137.1055186"},{"unstructured":"A.E. Caldwell, A.B. Kahng, I.L. Markov, VLSI cad bookshelf. http:\/\/vlsicad. eecs.umich.edu\/BK\/ . See also Caldwell AE, Kahng AB, Markov IL (2002) Toward cad-ip reuse: the marco gsrc bookshelf of fundamental cad algorithms. IEEE Design and Test 72-81","key":"1_CR3_Ref"},{"doi-asserted-by":"crossref","unstructured":"T.F. Chan, J. Cong, M. Romesis, J.R. Shinnerl, K. Sze and M. Xie, \u201cmPL6: A Robust Multilevel Mixed-Size Placement Engine,\u201d in Proc. ACM\/IEEE International Symposium on Physical Design, 2005, pp. 227-229","key":"1_CR4_Ref","DOI":"10.1145\/1055137.1055185"},{"doi-asserted-by":"crossref","unstructured":"T.F. Chan, J. Cong, J.R. Shinnerl, K. Sze and M. Xie, \u201cmPL6: Enhanced Multilevel Mixed-Size Placement,\u201d in Proc. ACM\/IEEE International Symposium on Physical Design, 2006, pp. 212-214","key":"1_CR5_Ref","DOI":"10.1145\/1123008.1123055"},{"doi-asserted-by":"crossref","unstructured":"T.-C. Chen, T.-C. Hsu, Z.-W. Jiang and Y.-W. Chang, \u201cNTUplace: A Ratio Partitioning Based Placement Algorithm for Large-Scale Mixed-Size Designs,\u201d in Proc. ACM\/IEEE International Symposium on Physical Design, 2005, pp. 236-238","key":"1_CR6_Ref","DOI":"10.1145\/1055137.1055188"},{"doi-asserted-by":"crossref","unstructured":"Z.-W. Jiang, T.-C. Chen, T.-C. Hsu, H.-C. Chen and Y.-W. Chang, \u201cNTUplace2: A Hybrid Placer Using Partitioning and Analytical Techniques,\u201d in Proc. ACM\/IEEE International Symposium on Physical Design, 2006, pp. 215-217","key":"1_CR7_Ref","DOI":"10.1145\/1123008.1123056"},{"doi-asserted-by":"crossref","unstructured":"B. Hu, Y. Zeng and M. Marek-Sadowska, \u201cmFAR: Fixed-Points-Addtion-Based VLSI Placement Algorithm,\u201d Proc. ACM\/IEEE International Symposium on Physical Design, 2005, pp. 239-241","key":"1_CR8_Ref","DOI":"10.1145\/1055137.1055189"},{"doi-asserted-by":"crossref","unstructured":"A.B. Kahng, S. Reda, and Q. Wang, \u201cAPlace: A General Analytic Placement Framework,\u201d in Proc. ACM\/IEEE International Symposium on Physical Design, 2005, pp. 233-235","key":"1_CR9_Ref","DOI":"10.1145\/1055137.1055187"},{"doi-asserted-by":"crossref","unstructured":"A.B. Kahng, and Q. Wang, \u201cA Faster Implementation of APlace,\u201d in Proc. ACM\/IEEE International Symposium on Physical Design, 2006, pp. 218-220","key":"1_CR10_Ref","DOI":"10.1145\/1123008.1123057"},{"doi-asserted-by":"crossref","unstructured":"G.-J. Nam, C.J. Alpert, P. Villarrubia, B. Winter and M. Yildiz, \u201cThe ISPD2005 Placement Contest and Benchmark Suite,\u201d, in Proc. ACM\/IEEE International Symposium on Physical Design, 2005, pp. 216-220","key":"1_CR11_Ref","DOI":"10.1145\/1055137.1055182"},{"doi-asserted-by":"crossref","unstructured":"Gi-Joon Nam, \u201cISPD 2006 placement contest: Benchmark suite and results,\u201d Proceedings of the International Symposium on Physical Design, pages 167-167, 2006","key":"1_CR12_Ref","DOI":"10.1145\/1123008.1123042"},{"doi-asserted-by":"crossref","unstructured":"B. Obermeier, H. Ranke and F. M. Johannes, \u201cKraftwerk - A Versatile Placement Approach,\u201d in Proc. ACM\/IEEE International Symposium on Physical Design, 2005, pp. 242-244","key":"1_CR13_Ref","DOI":"10.1145\/1055137.1055190"},{"doi-asserted-by":"crossref","unstructured":"J.A. Roy, D.A. Papa, S.N. Adya, H.H. Chan A.N. Ng, J.F. Lu and I.L. Markov, \u201cCapo: Robust and Scalable Open-Source Min-Cut Floorplacer,\u201d in Proc. ACM\/IEEE International Symposium on Physical Design, 2005, pp. 224-226","key":"1_CR14_Ref","DOI":"10.1145\/1055137.1055184"},{"doi-asserted-by":"crossref","unstructured":"J.A. Roy, D.A. Papa, A.N. Ng and I.L. Markov, \u201cSatisfying Whitespace Requirements in Top-down Placement,\u201d in Proc. ACM\/IEEE International Symposium on Physical Design, 2006, pp. 206-28","key":"1_CR15_Ref","DOI":"10.1145\/1123008.1123053"},{"doi-asserted-by":"crossref","unstructured":"T. Taghavi, X. Yang, B.K. Choi, M. Wang and M. Sarrafzadeh, \u201cDRAGON2005: LargeScale Mixed-Size Placement Tool,\u201d in Proc. ACM\/IEEE International Symposium on Physical Design, 2005, pp. 245-247","key":"1_CR16_Ref","DOI":"10.1145\/1055137.1055191"},{"doi-asserted-by":"crossref","unstructured":"T. Taghavi, X. Yang, B.K. Choi, M. Wang and M. Sarrafzadeh, \u201cDRAGON2006: Blockage-Aware Congestion-Controlling Mixed-Size Placer,\u201d in Proc. ACM\/IEEE International Symposium on Physical Design, 2006, pp. 209-211","key":"1_CR17_Ref","DOI":"10.1145\/1123008.1123054"},{"doi-asserted-by":"crossref","unstructured":"N. Viswanathan, M. Pan and C.C. -N. Chu, \u201cFastPlace: An Analytical Placer for MixedMode Designs,\u201d in Proc. ACM\/IEEE International Symposium on Physical Design, 2005, pp. 221-223","key":"1_CR18_Ref","DOI":"10.1145\/1055137.1055183"}],"container-title":["Series on Integrated Circuits and Systems","Modern Circuit Placement"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-68739-1_1.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,29]],"date-time":"2021-04-29T04:04:09Z","timestamp":1619669049000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-68739-1_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9780387368375","9780387687391"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-68739-1_1","relation":{},"ISSN":["1558-9412"],"issn-type":[{"type":"print","value":"1558-9412"}],"subject":[],"published":{"date-parts":[[2007]]}}}