{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T16:31:39Z","timestamp":1779381099883,"version":"3.53.1"},"publisher-location":"Boston, MA","reference-count":63,"publisher":"Springer US","isbn-type":[{"value":"9780387368375","type":"print"},{"value":"9780387687391","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-0-387-68739-1_10","type":"book-chapter","created":{"date-parts":[[2007,8,25]],"date-time":"2007-08-25T23:19:17Z","timestamp":1188083957000},"page":"247-288","source":"Crossref","is-referenced-by-count":17,"title":["mPL6: Enhanced Multilevel Mixed-Size Placement with Congestion Control"],"prefix":"10.1007","author":[{"given":"Tony F.","family":"Chan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kenton","family":"Sze","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Joseph R.","family":"Shinnerl","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Min","family":"Xie","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"10_CR1_Ref","doi-asserted-by":"crossref","unstructured":"S.N. Adya, S. Chaturvedi, D.A. Papa J.A. Roy, and I.L. Markov. Unification of partitioning, floorplanning and placement. In Proceedings of the International Conference on Computer Aided Design, pages 550-557, Nov 2004","DOI":"10.1109\/ICCAD.2004.1382639"},{"key":"10_CR2_Ref","volume-title":"Accelerated solutions of nonlinear equations using stabilized runge-kutta methods","author":"C.R. Anderson","year":"2004","unstructured":"C.R. Anderson and C. Elion. Accelerated solutions of nonlinear equations using stabilized runge-kutta methods. Report, UCLA CAM, Apr 2004"},{"key":"10_CR3_Ref","doi-asserted-by":"crossref","unstructured":"C. Alpert, J.-H. Huang, and A.B. Kahng. Multilevel circuit partitioning. In Proceedings of the Design Automation Conference, pages 627-632, 1997","DOI":"10.1109\/DAC.1997.597204"},{"key":"10_CR4_Ref","unstructured":"K. Arrow, L. Huriwicz, and H. Uzawa. Studies in Nonlinear Programming. Stanford University Press, 1958"},{"key":"10_CR5_Ref","doi-asserted-by":"crossref","unstructured":"C. Alpert, A.B. Kahng, G. Nam, S. Reda, and P. Villarrubia. A semi-persistent clustering technique for vlsi circuit placement. In Proceedings of the International Symposium on Physical Design, pages 200-207, Apr 2005","DOI":"10.1145\/1055137.1055179"},{"key":"10_CR6_Ref","doi-asserted-by":"crossref","unstructured":"S.N. Adya and I.L. Markov. Consistent placement of macro-blocks using floorplanning and standard-cell placement. In Proceedings of the International Symposium on Physical Design, pages 12-17, Apr 2002","DOI":"10.1145\/505388.505392"},{"key":"10_CR7_Ref","doi-asserted-by":"crossref","unstructured":"S.N. Adya, I.L. Markov, and P. G. Villarrubia. On whitespace and stability in mixed-size placement. In Proceedings of the International Conference on Computer Aided Design, pages 311-318, Nov 2003","DOI":"10.1109\/ICCAD.2003.159705"},{"key":"10_CR8_Ref","doi-asserted-by":"crossref","unstructured":"A.R. Agnihotri, S. Ono, and P.H. Madden. Recursive bisection placement: Feng shui 5.0 implementation details. In Proceedings of the International Symposium on Physical Design, pages 230-232, Apr 2005","DOI":"10.1145\/1055137.1055186"},{"key":"10_CR9_Ref","volume-title":"Constrained Optimization and Lagrange Multiplier Methods","author":"D.P. Bertsekas","year":"1982","unstructured":"D.P. Bertsekas. Constrained Optimization and Lagrange Multiplier Methods. Academic Press, New York, 1982"},{"key":"10_CR10_Ref","doi-asserted-by":"crossref","DOI":"10.1137\/1.9780898719505","volume-title":"A Multigrid Tutorial","author":"W.L. Briggs","year":"2000","unstructured":"W.L. Briggs, S.F. McCormick, and V.E. Henson. A Multigrid Tutorial. SIAM, Philadelphia, second edition, 2000","edition":"second edition"},{"key":"10_CR11_Ref","doi-asserted-by":"crossref","unstructured":"Ulrich Brenner, Anna Pauli, and Jens Vygen. Almost optimum placement legalization by minimum cost flow and dynamic programming. In Proceedings of the International Symposium on Physical Design, pages 2-9, April 2004","DOI":"10.1145\/981066.981069"},{"key":"10_CR12_Ref","volume-title":"Multigrid Solvers and Multilevel Optimization Strategies, chapter 1 of Multilevel Optimization and VLSICAD","author":"A. Brandt","year":"2002","unstructured":"A. Brandt and D. Ron. Multigrid Solvers and Multilevel Optimization Strategies, chapter 1 of Multilevel Optimization and VLSICAD. Kluwer Academic Publishers, Boston, 2002"},{"key":"10_CR13_Ref","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1016\/0096-3003(86)90095-0","volume":"19","author":"A. Brandt","year":"1986","unstructured":"A. Brandt. Algebraic multigrid theory: The symmetric case. Appl. Math. Comp., 19: 23-56, 1986","journal-title":"Appl. Math. Comp."},{"key":"10_CR14_Ref","doi-asserted-by":"crossref","unstructured":"A. Brandt. Multiscale scientific computation: Review 2001. In T. Barth, R. Haimes, and T. Chan, editors, Multiscale and Multiresolution Methods. Springer Verlag, 2001","DOI":"10.1007\/978-3-642-56205-1_1"},{"key":"10_CR15_Ref","first-page":"299","volume-title":"Proceedings of the International Conference on Computer Aided Design","author":"T.F. Chan","year":"2003","unstructured":"T.F. Chan, J. Cong, T. Kong, J. Shinnerl, and K. Sze. An enhanced multilevel algorithm for circuit placement. In Proceedings of the International Conference on Computer Aided Design, pages 299-306, San Jose, CA, Nov 2003"},{"key":"10_CR16_Ref","first-page":"171","volume-title":"Proceedings of the International Conference on Computer Aided Design","author":"T.F. Chan","year":"2000","unstructured":"T.F. Chan, J. Cong, T. Kong, and J. Shinnerl. Multilevel optimization for large-scale circuit placement. In Proceedings of the International Conference on Computer Aided Design, pages 171-176, San Jose, CA, Nov 2000"},{"key":"10_CR17_Ref","volume-title":"Multilevel Circuit Placement, chapter 4 of Multilevel Optimization in VLSICAD","author":"T.F. Chan","year":"2003","unstructured":"T.F. Chan, J. Cong, T. Kong, and J. Shinnerl. Multilevel Circuit Placement, chapter 4 of Multilevel Optimization in VLSICAD. Kluwer Academic Publishers, Boston, 2003"},{"key":"10_CR18_Ref","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1016\/S0024-3795(00)00141-5","volume":"316","author":"R. Chan","year":"2000","unstructured":"R. Chan, T. Chan, M.K. Ng, and A. Yip. Cosine transform preconditioner for high resolution image reconstruction. Linear Algebra and its Applications, 316:89-104, 2000","journal-title":"Linear Algebra and its Applications"},{"key":"10_CR19_Ref","doi-asserted-by":"crossref","unstructured":"T.F. Chan, J. Cong, M. Romesis, J.R. Shinnerl, K. Sze, and M. Xie. mPL6: a robust multilevel mixed-size placement engine. In Proceedings of the International Symposium on Physical Design, pages 227-229, Apr 2005","DOI":"10.1145\/1055137.1055185"},{"key":"10_CR20_Ref","unstructured":"T. Chan, J. Cong, J. Shinnerl, K. Sze, and M. Xie. Enhanced robustness in multilevel mixed-size placement. In SRC TECHCON, Oct 2005"},{"key":"10_CR21_Ref","doi-asserted-by":"crossref","unstructured":"T. Chan, J. Cong, and K. Sze. Multilevel generalized force-directed method for circuit placement. In Proceedings of the International Symposium on Physical Design, pages 185-192, Apr 2005","DOI":"10.1145\/1055137.1055177"},{"key":"10_CR22_Ref","doi-asserted-by":"crossref","unstructured":"C.C. Chang, J. Cong, and X. Yuan. Multi-level placement for large-scale mixed-size ic designs. In Proceedings of the Asia South Pacific Design Automation Conference, pages 325-330, 2003","DOI":"10.1145\/1119772.1119835"},{"issue":"(3)","key":"10_CR23_Ref","doi-asserted-by":"publisher","first-page":"346","DOI":"10.1109\/TCAD.2004.823353","volume":"23","author":"J. Cong","year":"2004","unstructured":"J. Cong and S.K. Lim. Edge separability-based circuit clustering with application to multi-level circuit partitioning. IEEE Tran. on Computer-Aided Design of Integrated Circuits and Systems, 23(3):346-357, 2004","journal-title":"IEEE Tran. on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10_CR24_Ref","doi-asserted-by":"crossref","unstructured":"Jason Cong, Michail Romesis, and Joseph Shinnerl. Robust mixed-size placement under tight white-space constraints. In Proceedings of the International Conference on Computer Aided Design, pages 165-173, November 2005","DOI":"10.1109\/ICCAD.2005.1560058"},{"key":"10_CR25_Ref","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1016\/0898-1221(95)00215-4","volume":"31","author":"Csaba Meszaros","year":"1996","unstructured":"Meszaros Csaba. Fast cholesky factorization for interior point methods of linear programming. Computers and Mathematics with Applications, 31:49-51, 1996","journal-title":"Computers and Mathematics with Applications"},{"key":"10_CR26_Ref","doi-asserted-by":"crossref","unstructured":"J. Cong and M. Xie. A robust detailed placement for mixed-size ic designs. In Proceedings of the Asia South Pacific Design Automation Conference, pages 188-194, Jan 2006","DOI":"10.1145\/1118299.1118353"},{"key":"10_CR27_Ref","doi-asserted-by":"crossref","unstructured":"K. Doll, F.M. Johannes, and K.J. Antreich. Iterative placement improvement by network flow methods. IEEE Transactions on Computer-Aided Design, 13(10), October 1994","DOI":"10.1109\/43.317462"},{"key":"10_CR28_Ref","doi-asserted-by":"crossref","unstructured":"Hans Eisenmann and Frank M. Johannes. Generic global placement and floorplanning. In Proceedings of the Design Automation Conference, pages 269-274, 1998","DOI":"10.1145\/277044.277119"},{"key":"10_CR29_Ref","unstructured":"L.C. Evans. Partial Differential Equations. American Mathematical Society, 2002"},{"key":"10_CR30_Ref","unstructured":"http:\/\/momonga.t.u-tokyo.ac.jp\/\u02dcooura\/fft.html"},{"key":"10_CR31_Ref","volume-title":"Nonlinear Programming: Sequential Unconstrained Minimization Techniques","author":"A.V. Fiacco","year":"1968","unstructured":"A.V. Fiacco and G. P. McCormick. Nonlinear Programming: Sequential Unconstrained Minimization Techniques. John Wiley and Sons, Inc., New York, London, Sydney and Toronto, 1968"},{"key":"10_CR32_Ref","first-page":"673","volume":"370","author":"Hill Dwight","year":"2002","unstructured":"Dwight Hill. Method and system for high speed detailed placement of cells within an integrated circuit design. US Patent No. 6,370,673, 2002","journal-title":"US Patent"},{"key":"10_CR33_Ref","first-page":"165","volume-title":"Proceedings of the International Conference on Computer Aided Design","author":"S.-W. Hur","year":"2000","unstructured":"S.-W. Hur and J. Lillis. Mongrel: Hybrid techniques for standard-cell placement. In Proceedings of the International Conference on Computer Aided Design, pages 165-170, San Jose, CA, Nov 2000"},{"issue":"(4)","key":"10_CR34_Ref","doi-asserted-by":"publisher","first-page":"527","DOI":"10.1109\/TCAD.2004.825868","volume":"23","author":"B. Hu","year":"2004","unstructured":"B. Hu and M. Marek-Sadowska. Fine granularity clustering for large scale placement problems. IEEE Tran. on Computer-Aided Design of Integrated Circuits and Systems, 23(4):527-536, 2004","journal-title":"IEEE Tran. on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10_CR35_Ref","doi-asserted-by":"crossref","unstructured":"G. Karypis, R. Aggarwal, V. Kumar, and S. Shekhar. Multilevel hypergraph partitioning: Application in vlsi domain. In Proceedings of the Design Automation Conference, pages 526-529, 1997","DOI":"10.1109\/DAC.1997.597203"},{"key":"10_CR36_Ref","doi-asserted-by":"crossref","unstructured":"Ateen Khatkhate, Chen Li, Ameya R. Agnihotri, Mehmet C. Yildiz, Satoshi Ono, Cheng-Kok Koh, and Patrick H. Madden. Recursive bisection based mixed block placement. In Proceedings of the International Symposium on Physical Design, pages 84-89, April 2004","DOI":"10.1145\/981066.981084"},{"key":"10_CR37_Ref","doi-asserted-by":"crossref","unstructured":"A. Kennings and I.L. Markov. Analytical minimization of half-perimeter wirelength. In Proceedings of the Asia South Pacific Design Automation Conference, pages 179-184, Jan 2000","DOI":"10.1145\/368434.368600"},{"key":"10_CR38_Ref","doi-asserted-by":"crossref","unstructured":"Andrew Kahng, Sherief Reda, and Qinke Wang. Architecture and details of a high quality, large-scale analytical placer. In Proceedings of the International Conference on Computer Aided Design, pages 891-899, Nov 2005","DOI":"10.1109\/ICCAD.2005.1560188"},{"key":"10_CR39_Ref","doi-asserted-by":"crossref","first-page":"356","DOI":"10.1109\/43.67789","volume":"CAD-10","author":"J.M. Kleinhans","year":"1991","unstructured":"J.M. Kleinhans, G. Sigl, F.M. Johannes, and K.J. Antreich. Gordian: Vlsi placement by quadratic programming and slicing optimization. IEEE Trans. on Computer-Aided Design, CAD-10:356-365, 1991","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"10_CR40_Ref","doi-asserted-by":"crossref","unstructured":"A.B. Kahng and Q. Wang. Implementation and extensibility of an analytic placer. In Proceedings of the International Symposium on Physical Design, pages 18-25, 2004","DOI":"10.1145\/981066.981071"},{"key":"10_CR41_Ref","doi-asserted-by":"crossref","unstructured":"Singh K, A. Wang, R. Brayton, and A. Sangiovanni-Vincentelli. Timing optimization of combinatorial logic. In Proceedings of the International Conference on Computer Aided Design, pages 282-285, Nov 1988","DOI":"10.1109\/ICCAD.1988.122511"},{"key":"10_CR42_Ref","unstructured":"C.Li and C.-K. Koh. On improving recursive bipartitioning-based placement. Report tr-ece-03-14, Purdue University ECE, 2003"},{"key":"10_CR43_Ref","doi-asserted-by":"crossref","unstructured":"H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani. Rectangle-packing-based module placement. In Proceedings of the International Conference on Computer Aided Design, pages 472-479, 1995","DOI":"10.1109\/ICCAD.1995.480159"},{"key":"10_CR44_Ref","doi-asserted-by":"publisher","first-page":"751","DOI":"10.1109\/TCAD.1987.1270319","volume":"6","author":"G.D. Micheli","year":"1987","unstructured":"G.D. Micheli. Performance-oriented synthesis of large-scale domino cmos circuits. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 6:751-765, 1987","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10_CR45_Ref","unstructured":"K.W. Morton and D.F. Mayers. Numerical Solution of Partial Differential Equations. Cambridge University Press, 1994"},{"key":"10_CR46_Ref","doi-asserted-by":"crossref","unstructured":"Gi-Joon Nam. Ispd 2006 placement contest: Benchmark suite and results. In Proceedings of the International Symposium on Physical Design, pages 167-167, 2006","DOI":"10.1145\/1123008.1123042"},{"key":"10_CR47_Ref","doi-asserted-by":"crossref","unstructured":"Sudip Nag and Kamal Chaudhary. Post-placement residual-overlap removal with minimal movement. In Proceedings of the Design Automation and Test in Europe, pages 581-586, 1999","DOI":"10.1145\/307418.307568"},{"key":"10_CR48_Ref","unstructured":"W. Naylor, R. Donelly, and L. Sha. Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer. US Patent 6301693, Oct 2001"},{"key":"10_CR49_Ref","first-page":"170","volume-title":"Proceedings of the International Symposium on Physical Design","author":"A.N. Ng","year":"2006","unstructured":"A.N. Ng, I.L. Markov, R. Aggarwal, and V. Ramachandran. Solving hard instances of floorplacement. In Proceedings of the International Symposium on Physical Design, pages 170-177, New York, NY, USA, 2006. ACM Press"},{"key":"10_CR50_Ref","doi-asserted-by":"crossref","unstructured":"R. Okuda, T. Sato, H. Onodera, and K. Tamaru. An efficient algorithm for layout compaction problem with symmetry constraints. In Proceedings of the International Conference on Computer Aided Design, pages 148-153, November 1989","DOI":"10.1109\/ICCAD.1989.76924"},{"key":"10_CR51_Ref","doi-asserted-by":"publisher","first-page":"259","DOI":"10.1016\/0167-2789(92)90242-F","volume":"60","author":"L.I. Rudin","year":"1992","unstructured":"L.I. Rudin, S.J. Osher, and E. Fatermi. Nonlinear total variation based noise removal algorithms. Physica D, 60:259-268, 1992","journal-title":"Physica D"},{"key":"10_CR52_Ref","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1137\/1.9781611971057.ch4","volume-title":"Multigrid Methods","author":"J. Ruge","year":"1987","unstructured":"J. Ruge and K. St \u00fcben. Algebraic multigrid. In S.F. McCormick, editor, Multigrid Methods, pages 73-80. SIAM, Philadelphia, 1987"},{"key":"10_CR53_Ref","volume-title":"Handbook for Digital Signal Processing","author":"H.V. Sorensen","year":"1993","unstructured":"H.V. Sorensen and C.S. Burrus. Fast dft and convolution algorithms. In S.K. Mitra and J.F. Kaiser, editors, Handbook for Digital Signal Processing. John Wiley and Sons, New York, 1993"},{"key":"10_CR54_Ref","unstructured":"K.J. Singh. Performance Optimization for Digital Circuits. PhD thesis, Computer Science Department, University of California Berkeley, 1992"},{"key":"10_CR55_Ref","volume-title":"Multigrid","author":"U. Trottenberg","year":"2000","unstructured":"U. Trottenberg, C.W. Oosterlee, and A. Sch \u00fcller. Multigrid. Academic Press, London, 2000"},{"key":"10_CR56_Ref","doi-asserted-by":"crossref","unstructured":"Xiaoping Tang, Ruiqi Tian, and Martin D.F. Wong. Optimal redistribution of white space for wire length minimization. In Proceedings of the Asia South Pacific Design Automation Conference, pages 412-417, January 2005","DOI":"10.1145\/1120725.1120900"},{"key":"10_CR57_Ref","doi-asserted-by":"crossref","unstructured":"Taraneh Taghavi, Xiaojian Yang, and Bo-Kyung Choi. Dragon 2005: Large-scale mizedsize placement tool. In Proceedings of the International Symposium on Physical Design, April 2005","DOI":"10.1145\/1055137.1055191"},{"key":"10_CR58_Ref","doi-asserted-by":"crossref","unstructured":"K.P. Vorwerk and A. Kennings. An improved mulit-level framework for force-directed placement. In Proceedings of the Design Automation and Test in Europe, volume 2, pages 240-245, 2005","DOI":"10.1109\/DATE.2005.59"},{"key":"10_CR59_Ref","doi-asserted-by":"crossref","unstructured":"K.P. Vorwerk, A. Kennings, and A. Vannelli. Engineering details of a stable forcedirected placer. In Proceedings of the International Conference on Computer Aided Design, pages 573-580, Nov 2004","DOI":"10.1109\/ICCAD.2004.1382642"},{"key":"10_CR60_Ref","doi-asserted-by":"crossref","unstructured":"Jens Vygen. Algorithms for large-scale flat placement. In Proceedings of the Design Automation Conference, pages 746-751, 1997","DOI":"10.1109\/DAC.1997.597244"},{"key":"10_CR61_Ref","doi-asserted-by":"crossref","unstructured":"J. Vygen. Algorithms for detailed placement of standard cells. In Proceedings of the Design Automation and Test in Europe, pages 321-324, 1998","DOI":"10.1109\/DATE.1998.655875"},{"key":"10_CR62_Ref","volume-title":"Synthesis for Hign-Density and High-Performance FPGA","author":"Xu. Songjie","year":"2000","unstructured":"Songjie Xu. Synthesis for Hign-Density and High-Performance FPGA. PhD thesis, Computer Science Department, University of California, Los Angeles, 2000"},{"key":"10_CR63_Ref","doi-asserted-by":"crossref","unstructured":"Bo Yao, Hongyu Chen, Chung-Kuan Cheng, Nan-Chi Chou, Lung-Tien Liu, and Peter Suaris. Unified quadratic programming approach for mixed mode placement. In Proc. Int. Symposium on Physical Design, April 2005","DOI":"10.1145\/1055137.1055178"}],"container-title":["Series on Integrated Circuits and Systems","Modern Circuit Placement"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-68739-1_10.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T17:16:56Z","timestamp":1737393416000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-68739-1_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9780387368375","9780387687391"],"references-count":63,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-68739-1_10","relation":{},"ISSN":["1558-9412"],"issn-type":[{"value":"1558-9412","type":"print"}],"subject":[],"published":{"date-parts":[[2007]]}}}