{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:49:07Z","timestamp":1725490147619},"publisher-location":"Boston, MA","reference-count":29,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387368375"},{"type":"electronic","value":"9780387687391"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-0-387-68739-1_2","type":"book-chapter","created":{"date-parts":[[2007,8,25]],"date-time":"2007-08-25T23:19:17Z","timestamp":1188083957000},"page":"13-36","source":"Crossref","is-referenced-by-count":2,"title":["Locality and Utilization in Placement Suboptimality"],"prefix":"10.1007","author":[{"given":"Jason","family":"Cong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michalis","family":"Romesis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joseph R.","family":"Shinnerl","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenton","family":"Sze","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"2_CR1_Ref","doi-asserted-by":"crossref","unstructured":"S.N. Adya, S. Chaturvedi, J.A. Roy, D.A. Papa, and I.L. Markov. Unification of partitioning, placement and floorplanning. In Proc. Int. Conf. on Comp.-Aided Design, pages 12-17, 2004","DOI":"10.1109\/ICCAD.2004.1382639"},{"key":"2_CR2_Ref","doi-asserted-by":"crossref","unstructured":"C.J. Alpert. The ISPD98 circuit benchmark suite. In Proc. Int. Symp. on Phys. Design, pages 80-85, 1998","DOI":"10.1145\/274535.274546"},{"key":"2_CR3_Ref","doi-asserted-by":"crossref","unstructured":"G. Andrews and K. Eriksson. Integer Partitions. Cambridge University Press, 2004","DOI":"10.1017\/CBO9781139167239"},{"key":"2_CR4_Ref","doi-asserted-by":"crossref","unstructured":"U. Brenner, A. Pauli, and J. Vygen. Almost optimum placement legalization by minimum cost flow and dynamic programming. In Proc. Int. Symp. on Phys. Design, pages 2-8, 2004","DOI":"10.1145\/981066.981069"},{"key":"2_CR5_Ref","doi-asserted-by":"crossref","unstructured":"U. Brenner and M. Struzyna. Faster and better global placement by a new transportation algorithm. In Proc. Design Automation Conf., pages 591-596, 2005","DOI":"10.1145\/1065579.1065733"},{"key":"2_CR6_Ref","doi-asserted-by":"crossref","unstructured":"T.F. Chan, J. Cong, and K. Sze. Multilevel generalized force-directed method for circuit placement. In Proc. Int. Symp. on Phys. Design, pages 185-192, 2005","DOI":"10.1145\/1055137.1055177"},{"key":"2_CR7_Ref","doi-asserted-by":"crossref","unstructured":"C. Chang, J. Cong, M. Romesis, and M. Xie. Optimality and scalability study of existing placement algorithms. IEEE Trans. on Comp.-Aided Design of Integrated Circuits and Sys., pages 537-549, 2004","DOI":"10.1109\/TCAD.2004.825870"},{"key":"2_CR8_Ref","doi-asserted-by":"crossref","unstructured":"C. Chu and N. Viswanathan. FastPlace: Efficient analytical placement using cell shifting, iterative local refinement, and a hybrid net model. In Proc. Int. Symp. on Phys. Design, pages 26-33, April 2004","DOI":"10.1145\/981066.981072"},{"key":"2_CR9_Ref","doi-asserted-by":"crossref","unstructured":"J. Cong, M. Romesis, and M. Xie. Optimality, scalability and stability study of partitioning and placement algorithms. In Proc. Int. Symp. on Phys. Design, pages 88-94, 2003","DOI":"10.1145\/640000.640021"},{"issue":"(2)","key":"2_CR10_Ref","doi-asserted-by":"publisher","first-page":"389","DOI":"10.1145\/1059876.1059886","volume":"10","author":"J. Cong","year":"2005","unstructured":"J. Cong, J.R. Shinnerl, M. Xie, T. Kong, and X. Yuan. Large-scale circuit placement. ACM Trans. on Design Automation of Electronic Systems, 10(2):389-430, 2005","journal-title":"ACM Trans. on Design Automation of Electronic Systems"},{"key":"2_CR11_Ref","doi-asserted-by":"crossref","unstructured":"J. Cong and M. Xie. A robust detailed placement for mixed-size IC designs. In Proc. Asia South Pacific Design Automation Conf., pages 188-194, 2006","DOI":"10.1145\/1118299.1118353"},{"key":"2_CR12_Ref","doi-asserted-by":"crossref","unstructured":"K. Doll, F.M. Johannes, and K.J. Antreich. Iterative placement improvement by network flow methods. IEEE Trans. on Computer-Aided Design, 13(10), October 1994","DOI":"10.1109\/43.317462"},{"key":"2_CR13_Ref","unstructured":"R. Goering. Placement tools criticized for hampering IC designs. EE Times, February 5, 2003 http:\/\/www.eedesign.com\/story\/OEG20030205S0014"},{"key":"2_CR14_Ref","doi-asserted-by":"crossref","unstructured":"L.W. Hagen, D.J.-H. Huang, and A.B. Kahng. Quantified suboptimality of VLSI layout heuristics. In Proc. Design Automation Conf., pages 216-221, 1995","DOI":"10.1145\/217474.217532"},{"key":"2_CR15_Ref","doi-asserted-by":"crossref","unstructured":"C.-S. Hwang and M. Pedram. PMP: Performance-driven multilevel partitioning by aggregating the preferred signal directions of i\/o conduits. In Proc. Asia South Pacific Design Automation Conf., pages 428-431, January 2005","DOI":"10.1145\/1120725.1120903"},{"key":"2_CR16_Ref","doi-asserted-by":"crossref","unstructured":"A.B. Kahng and S. Reda. Evaluation of placer suboptimality via zero-change netlist transformations. In Proc. Int. Symp. on Phys. Design, pages 208-215, April 2005","DOI":"10.1145\/1055137.1055180"},{"key":"2_CR17_Ref","doi-asserted-by":"crossref","unstructured":"A.B. Kahng, S. Reda, and Q. Wang. Architecture and details of a high quality, large-scale analytical placer. In Proc. Int. Conf. on Comp.-Aided Design, November 2005","DOI":"10.1109\/ICCAD.2005.1560188"},{"key":"2_CR18_Ref","doi-asserted-by":"crossref","unstructured":"A.B. Kahng, P. Tucker, and A. Zelikovsky. Optimization of linear placements for wirelength minimization with free sites. In Proc. Asia South Pacific Design Automation Conf., pages 241-244, 1999","DOI":"10.1109\/ASPDAC.1999.760005"},{"key":"2_CR19_Ref","doi-asserted-by":"crossref","unstructured":"Q. Liu and M. Marek-Sadowska. A study of netlist structure and placement efficiency. In Proc. Int. Symp. on Phys. Design, pages 198-203, 2004","DOI":"10.1145\/981066.981109"},{"key":"2_CR20_Ref","doi-asserted-by":"crossref","unstructured":"G.-J. Nam. The ISPD2006 placement contest and benchmark suite, April 2006 http:\/\/www.sigda.org\/ispd2006\/papers\/7-3.pdf","DOI":"10.1145\/1123008.1123042"},{"key":"2_CR21_Ref","doi-asserted-by":"crossref","unstructured":"G.-J. Nam, C.J. Alpert, P. Villarrubia, B. Winter, and M. Yildiz. The ISPD2005 placement contest and benchmark suite. In Proc. Int. Symp. on Phys. Design, pages 216-220, April 2005","DOI":"10.1145\/1055137.1055182"},{"key":"2_CR22_Ref","doi-asserted-by":"crossref","unstructured":"S. Ono and P.H. Madden. On structure and suboptimality in placement. In Proc. Asia South Pacific Design Automation Conf., January 2005","DOI":"10.1145\/1120725.1120864"},{"key":"2_CR23_Ref","doi-asserted-by":"crossref","unstructured":"R. Otten, and R. Brayton. Planning for performance. In Proc. Design Automation Conf., pages 122-127, 1998","DOI":"10.1145\/277044.277071"},{"key":"2_CR24_Ref","doi-asserted-by":"crossref","unstructured":"S. Ramji, and N. Dhanwada. Design topology aware physical metrics for placement analysis. In Proc. Great Lakes Symposium on VLSI, pages 186-191, 2003","DOI":"10.1145\/764808.764857"},{"key":"2_CR25_Ref","volume-title":"Modern Placement Techiques","author":"M. Sarrafzadeh","year":"2002","unstructured":"M. Sarrafzadeh, M. Wang, and X. Yang. Modern Placement Techiques. Kluwer, Boston, 2002"},{"key":"2_CR26_Ref","doi-asserted-by":"crossref","unstructured":"W. Gosti, A. Narayan, R. Brayton, and A. Sangiovanni-Vincentelli. Wireplanning in logic synthesis. In Proc. Int. Conf. on Computer-Aided Design, pages 26-33, 1998","DOI":"10.1145\/288548.288556"},{"key":"2_CR27_Ref","doi-asserted-by":"crossref","unstructured":"W. Gosti, S. Khatri, and A. Sangiovanni-Vincentelli. Addressing the timing closure problem by integrating logic optimization and placement. In Proc. Int. Conf. on ComputerAided Design, pages 224-231, 2001","DOI":"10.1109\/ICCAD.2001.968622"},{"key":"2_CR28_Ref","doi-asserted-by":"crossref","unstructured":"Q. Wang, D. Jariwala, and J. Lillis. A study of tighter lower bounds in LP relaxation based placement. In ACM Great Lakes Symp. on VLSI, pages 498-502, 2005","DOI":"10.1145\/1057661.1057780"},{"key":"2_CR29_Ref","unstructured":"http:\/\/www.sigda.org\/ispd2005\/contest.htm ."}],"container-title":["Series on Integrated Circuits and Systems","Modern Circuit Placement"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-68739-1_2.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,29]],"date-time":"2021-04-29T04:04:12Z","timestamp":1619669052000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-68739-1_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9780387368375","9780387687391"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-68739-1_2","relation":{},"ISSN":["1558-9412"],"issn-type":[{"type":"print","value":"1558-9412"}],"subject":[],"published":{"date-parts":[[2007]]}}}