{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T11:26:09Z","timestamp":1745925969051,"version":"3.33.0"},"publisher-location":"Boston, MA","reference-count":26,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387368375"},{"type":"electronic","value":"9780387687391"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-0-387-68739-1_8","type":"book-chapter","created":{"date-parts":[[2007,8,25]],"date-time":"2007-08-25T23:19:17Z","timestamp":1188083957000},"page":"193-228","source":"Crossref","is-referenced-by-count":12,"title":["FastPlace: An Efficient Multilevel Force-Directed Placement Algorithm"],"prefix":"10.1007","author":[{"given":"Natarajan","family":"Viswanathan","sequence":"first","affiliation":[]},{"given":"Min","family":"Pan","sequence":"additional","affiliation":[]},{"given":"Chris","family":"Chu","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"8_CR1_Ref","doi-asserted-by":"crossref","unstructured":"R. Barrett et al. Templates for the Solution of Linear Systems: Building Blocks for Itera- tive Methods. SIAM, 2nd edition, 1994","DOI":"10.1137\/1.9781611971538"},{"key":"8_CR2_Ref","doi-asserted-by":"crossref","unstructured":"T. Chan, J. Cong, T. Kong, and J. Shinnerl. Multilevel optimization for large-scale circuit placement. In Proc. IEEE\/ACM Int. Conf. Comput.-Aided Design, pages 171-176, 2000","DOI":"10.1109\/ICCAD.2000.896469"},{"key":"8_CR3_Ref","doi-asserted-by":"crossref","unstructured":"T. Chan, J. Cong, and K. Sze. Multilevel generalized force-directed method for circuit placement. In Proc. Int. Symp. Phys. Design, pages 185-192, 2005","DOI":"10.1145\/1055137.1055177"},{"key":"8_CR4_Ref","doi-asserted-by":"crossref","unstructured":"T. F. Chan, J. Cong, J. R. Shinnerl, K. Sze, and M. Xie. mPL6: Enhanced multilevel mixed-size placement. In Proc. Int. Symp. Phys. Design, pages 212-214, 2006","DOI":"10.1145\/1123008.1123055"},{"key":"8_CR5_Ref","doi-asserted-by":"crossref","unstructured":"C. C. Chang, J. Cong, and X. Yuan. Multi-level placement for large-scale mixed-size IC designs. In Proc. Asia and South Pacific Design Automat. Conf., pages 325-330, 2003","DOI":"10.1145\/1119772.1119835"},{"key":"8_CR6_Ref","doi-asserted-by":"crossref","unstructured":"J. Cong and M. Xie. A robust detailed placement for mixed-size ic designs. In Proc. Asia and South Pacific Design Automat. Conf., pages 188-194, 2006","DOI":"10.1145\/1118299.1118353"},{"issue":"(1)","key":"8_CR7_Ref","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/TCS.1981.1084903","volume":"28","author":"S. Goto","year":"1981","unstructured":"S. Goto. An efficient algorithm for the two-dimensional placement problem in electrical circuit layout. IEEE Trans. Circuits and Systems, CAS-28(1):12-18, 1981","journal-title":"IEEE Trans. Circuits and Systems"},{"key":"8_CR8_Ref","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1287\/mnsc.17.3.219","volume":"17","author":"K. M. Hall","year":"1970","unstructured":"K. M. Hall. An r-dimensional quadratic placement algorithm. Manage. Sci., 17:219-229, 1970","journal-title":"Manage. Sci."},{"key":"8_CR9_Ref","doi-asserted-by":"crossref","unstructured":"B. Hu and M. Marek-Sadowska. Fine granularity clustering for large scale placement problems. In Proc. Int. Symp. Phys. Design, pages 67-74, 2003","DOI":"10.1145\/640000.640017"},{"issue":"(8)","key":"8_CR10_Ref","doi-asserted-by":"crossref","first-page":"1188","DOI":"10.1109\/TCAD.2005.850802","volume":"24","author":"B. Hu","year":"2005","unstructured":"B. Hu and M. Marek-Sadowska. Multilevel fixed-point-addition-based VLSI placement. IEEE Trans. Comput.-Aided Design, 24(8):1188-1203, August 2005","journal-title":"IEEE Trans. Comput.-Aided Design"},{"key":"8_CR11_Ref","doi-asserted-by":"crossref","unstructured":"A. B. Kahng, S. Reda, and Q. Wang. APlace: A general analytic placement framework. In Proc. Int. Symp. Phys. Design, pages 233-235, 2005","DOI":"10.1145\/1055137.1055187"},{"key":"8_CR12_Ref","unstructured":"A. B. Kahng, S. Reda, and Q. Wang. Architecture and details of a high quality, largescale analytical placer. In Proc. IEEE\/ACM Int. Conf. on Comput.-Aided Design, pages 890-897, 2005"},{"key":"8_CR13_Ref","doi-asserted-by":"crossref","unstructured":"A. B. Kahng, P. Tucker, and A. Zelikovsky. Optimization of linear placements for wire- length minimization with free sites. In Proc. Asia and South Pacific Design Automat. Conf., pages 241-244, 1999","DOI":"10.1109\/ASPDAC.1999.760005"},{"issue":"(5)","key":"8_CR14_Ref","doi-asserted-by":"publisher","first-page":"734","DOI":"10.1109\/TCAD.2005.846366","volume":"24","author":"A. B. Kahng","year":"2005","unstructured":"A. B. Kahng and Q. Wang. Implementation and extensibility of an analytic placer. IEEE Trans. Comput.-Aided Design, 24(5):734-747, May 2005","journal-title":"IEEE Trans. Comput.-Aided Design"},{"key":"8_CR15_Ref","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1016\/0021-9991(78)90098-0","volume":"26","author":"D. S. Kershaw","year":"1978","unstructured":"D. S. Kershaw. The Incomplete Cholesky-Conjugate Gradient method for the iterative solution of systems of linear equations. J. Comp. Phys., 26:43-65, 1978.","journal-title":"J. Comp. Phys."},{"key":"8_CR16_Ref","unstructured":"F. Mo, A. Tabbara, and R. Brayton. A force-directed macro-cell placer. In Proc. IEEE\/ACM Intl. Conf. on Computer-Aided Design, pages 177-180, 2000"},{"issue":"(12)","key":"8_CR17_Ref","doi-asserted-by":"publisher","first-page":"1518","DOI":"10.1109\/43.552084","volume":"15","author":"H. Murata","year":"1996","unstructured":"H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani. VLSI module placement based on rectangle-packing by the sequence pair. IEEE Trans. Comput.-Aided Design, 15 (12):1518-1524, December 1996","journal-title":"IEEE Trans. Comput.-Aided Design"},{"issue":"(4)","key":"8_CR18_Ref","doi-asserted-by":"crossref","first-page":"678","DOI":"10.1109\/TCAD.2006.870079","volume":"25","author":"G.-J. Nam","year":"2006","unstructured":"G.-J. Nam, S. Reda, C. J. Alpert, P. G. Villarrubia, and A. B. Kahng. A fast hierarchical quadratic placement algorithm. IEEE Trans. Comput.-Aided Design, 25(4):678-691, April 2006","journal-title":"IEEE Trans. Comput.-Aided Design"},{"key":"8_CR19_Ref","doi-asserted-by":"crossref","unstructured":"M. Pan, N. Viswanathan, and C. Chu. An efficient and effective detailed placement algorithm. In Proc. IEEE\/ACM Intl. Conf. on Comput.-Aided Design, pages 48-55, 2005","DOI":"10.1109\/ICCAD.2005.1560039"},{"issue":"(7)","key":"8_CR20_Ref","doi-asserted-by":"publisher","first-page":"1313","DOI":"10.1109\/TCAD.2005.855969","volume":"25","author":"J. A. Roy","year":"2006","unstructured":"J. A. Roy, S. N. Adya, D. A. Papa, and I. L. Markov. Min-cut floorplacement. IEEE Trans. Comput.-Aided Design, 25(7):1313-1326, July 2006","journal-title":"IEEE Trans. Comput.-Aided Design"},{"key":"8_CR21_Ref","doi-asserted-by":"crossref","unstructured":"T. Taghavi, X. Yang, B.-K. Choi, M. Wang, and M. Sarrafzadeh. Dragon2005: Largescale mixed-size placement tool. In Proc. Intl. Symp. Phys. Design, pages 245-247, 2005","DOI":"10.1145\/1055137.1055191"},{"issue":"(5)","key":"8_CR22_Ref","doi-asserted-by":"publisher","first-page":"722","DOI":"10.1109\/TCAD.2005.846365","volume":"24","author":"N. Viswanathan","year":"2005","unstructured":"N. Viswanathan and C. C.-N. Chu. FastPlace: Efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model. IEEE Trans. Comput.-Aided Design, 24(5):722-733, May 2005","journal-title":"IEEE Trans. Comput.-Aided Design"},{"key":"8_CR23_Ref","doi-asserted-by":"crossref","unstructured":"N. Viswanathan, M. Pan, and C. Chu. Fastplace 2.0: An efficient analytical placer for mixed-mode designs. In Proc. Asia and South Pacific Design Automat. Conf., pages 195-200, 2006","DOI":"10.1145\/1118299.1118354"},{"key":"8_CR24_Ref","doi-asserted-by":"crossref","unstructured":"N. Viswanathan, M. Pan, and C. Chu. Fastplace 3.0: A fast multilevel quadratic placement algorithm with placement congestion control. In Proc. Asia and South Pacific Design Automat. Conf., pages 135-140, 2007","DOI":"10.1109\/ASPDAC.2007.357975"},{"key":"8_CR25_Ref","unstructured":"N. Viswanathan, M. Pan, and C. Chu. FastPlace: An Analytical Placer for Large-scale VLSI Circuits. url= http:\/\/www.public.iastate.edu\/\u0303nataraj\/FastPlace.html ."},{"key":"8_CR26_Ref","doi-asserted-by":"crossref","unstructured":"J. Vygen. Algorithms for large-scale flat placement. In Proc. ACM\/IEEE Design Automat. Conf., pages 746-751, 1997","DOI":"10.1145\/266021.266360"}],"container-title":["Series on Integrated Circuits and Systems","Modern Circuit Placement"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-68739-1_8.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T17:16:21Z","timestamp":1737393381000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-68739-1_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9780387368375","9780387687391"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-68739-1_8","relation":{},"ISSN":["1558-9412"],"issn-type":[{"type":"print","value":"1558-9412"}],"subject":[],"published":{"date-parts":[[2007]]}}}