{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,6]],"date-time":"2025-02-06T05:32:34Z","timestamp":1738819954124,"version":"3.37.0"},"publisher-location":"Boston, MA","reference-count":50,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387718163"},{"type":"electronic","value":"9780387718170"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-0-387-71817-0_18","type":"book-chapter","created":{"date-parts":[[2008,12,10]],"date-time":"2008-12-10T16:55:17Z","timestamp":1228928117000},"page":"475-504","source":"Crossref","is-referenced-by-count":12,"title":["Microarchitectural Attacks and Countermeasures"],"prefix":"10.1007","author":[{"given":"Onur","family":"Ac\u0131\u00e7mez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"\u00e7etin Kaya","family":"Ko\u00e7","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"18_CR1","doi-asserted-by":"crossref","unstructured":"O. Ac\u0131\u00e7mez and J.-P. Seifert. Cheap hardware parallelism implies cheap security. 4th Workshop on Fault Diagnosis and Tolerance in Cryptography \u2014 FDTC 2007, pp. 80\u201391, IEEE Computer Society, 2007.","DOI":"10.1109\/FDTC.2007.16"},{"key":"18_CR2","doi-asserted-by":"crossref","unstructured":"O. Ac\u0131\u00e7mez. Yet another microarchitectural attack: Exploiting I-cache. Proceedings of the 2007 ACM Workshop on Computer Security Architecture, pp. 11\u201318, ACM Press, 2007. Also available at: Cryptology ePrint Archive, Report 2007\/164, May 2007.","DOI":"10.1145\/1314466.1314469"},{"key":"18_CR3","unstructured":"O. Ac\u0131\u00e7mez, \u00e7. K. Ko\u00e7, and J.-P. Seifert. On The power of simple branch prediction analysis. 2007 ACM Symposium on InformAtion, Computer and Communications Security (ASIACCS\u201907), R. Deng and P. Samarati, editors, pp. 312\u2013320, ACM Press, 2007. Also available at: Cryptology ePrint Archive, Report 2006\/351, October 2006."},{"key":"18_CR4","doi-asserted-by":"crossref","unstructured":"O. Ac\u0131\u00e7mez, \u00e7. K. Ko\u00e7, and J.-P. Seifert. Predicting secret keys via branch prediction. Topics in Cryptology \u2014 CT-RSA 2007, The Cryptographers\u2019 Track at the RSA Conference 2007, M. Abe, editor, pp. 225\u2013242, Springer-Verlag, Lecture Notes in Computer Science series 4377, 2007, also available at: Cryptology ePrint Archive, Report 2006\/288, August 2006.","DOI":"10.1007\/11967668_15"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"O. Ac\u0131\u00e7mez and \u00e7. K. Ko\u00e7. Trace-driven cache attacks on AES (Short Paper). $8^th$ International Conference on Information and Communications Security \u2014 ICICS\u201906, P. Ning, S. Qing, and N. Li, editors, pp. 112\u2013121, Springer-Verlag, Lecture Notes in Computer Science series 4307, 2006. Full version is available at: Cryptology ePrint Archive, Report 2006\/138, April 2006.","DOI":"10.1007\/11935308_9"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"O. Ac\u0131\u00e7mez, W. Schindler, and \u00e7. K. Ko\u00e7. Cache based remote timing attack on the AES. Topics in Cryptology \u2014 CT-RSA 2007, The Cryptographers\u2019 Track at the RSA Conference 2007, M. Abe, editor, pp. 271\u2013286, Springer-Verlag, Lecture Notes in Computer Science series 4377, 2007.","DOI":"10.1007\/11967668_18"},{"key":"18_CR7","doi-asserted-by":"crossref","unstructured":"O. Ac\u0131\u00e7mez, S. Gueron, and J.-P. Seifert. New branch prediction vulnerabilities in OpenSSL and necessary software countermeasures. $11^th$ IMA International Conference on Cryptography and Coding, S. D. Galbraith, editor, pp. 185\u2013203, Springer-Verlag, LNCS 4887, 2007, also available at: Cryptology ePrint Archive, Report 2007\/039, February 2007.","DOI":"10.1007\/978-3-540-77272-9_12"},{"key":"18_CR8","doi-asserted-by":"crossref","unstructured":"G. Agosta, L. Breveglieri, I. Koren, G. Pelosi, and M. Sykora. Countermeasures Against Branch Target Buffer Attacks. 4th Workshop on Fault Diagnosis and Tolerance in Cryptography \u2014 FDTC 2007, pp. 75\u201379, IEEE Computer Society, 2007.","DOI":"10.1109\/FDTC.2007.10"},{"key":"18_CR9","unstructured":"D. E. Bell and L. La Padula. Secure computer systems: Mathematical foundations and model. Technical Report M74-244, MITRE Corporation, 1973."},{"key":"18_CR10","unstructured":"D. J. Bernstein. Cache-timing attacks on AES. Technical Report, 37 pages, April 2005. Available at http:\/\/cr.yp.to\/antiforgery\/cachetiming-20050414.pdf"},{"key":"18_CR11","first-page":"4","volume":"1","author":"G. Bertoni","year":"2005","unstructured":"G. Bertoni, V. Zaccaria, L. Breveglieri, M. Monchiero, and G. Palermo. AES power attack based on induced cache miss and countermeasure. International Symposium on Information Technology: Coding and Computing - ITCC 2005, vol. 1, pp. 4\u20136, 2005.","journal-title":"International Symposium on Information Technology: Coding and Computing - ITCC 2005"},{"key":"18_CR12","doi-asserted-by":"crossref","unstructured":"J. Bonneau and I. Mironov. Cache-Collision Timing Attacks against AES. Cryptographic Hardware and Embedded Systems \u2014 CHES 2006, L. Goubin and M. Matsui, editors, pp. 201\u2013215, Springer-Verlag, Lecture Notes in Computer Science series 4249, 2006.","DOI":"10.1007\/11894063_16"},{"key":"18_CR13","unstructured":"E. Brickell, G. Graunke, M. Neve, and J.-P. Seifert. Software mitigations to hedge AES against cache-based software side channel vulnerabilities. Cryptology ePrint Archive, Report 2006\/052, February 2006."},{"key":"18_CR14","unstructured":"E. Brickell, G. Graunke, and J.-P. Seifert. Mitigating Software Side Channels in AES and RSA Software. Developers track RSA 2006, RSA conference San Jose, 2006."},{"key":"18_CR15","unstructured":"Department of Defence. Trusted Computing System Evaluation Criteria (Orange Book). DoD 5200.28-STD, 1985."},{"key":"18_CR16","unstructured":"R. C. Detmer. Introduction to 80X86 Assembly Language and Computer Architecture. Jones & Bartlett Publishers, 2001."},{"key":"18_CR17","unstructured":"P. Genua. A Cache Primer. Technical Report, Freescale Semiconductor Inc., 16 pages, 2004. Available at http:\/\/www.freescale.com\/files\/32bit\/doc\/app_note\/AN2663.pdf ."},{"key":"18_CR18","unstructured":"J. Handy. The Cache Memory Book. 2nd edition, Morgan Kaufmann, 1998."},{"key":"18_CR19","unstructured":"NIST. History of Computer Security Project: Early Papers. National Institute of Standards and Technology, Computer Security Division: Computer Security Resource Center, available at http:\/\/csrc.nist.gov\/ publications\/history\/index.html"},{"key":"18_CR20","doi-asserted-by":"crossref","unstructured":"W. M. Hu. Lattice scheduling and covert channels. Proceedings of the IEEE Symposium on Security and Privacy, pp. 52\u201361, IEEE Computer Society, 1992.","DOI":"10.1109\/RISP.1992.213271"},{"key":"18_CR21","doi-asserted-by":"crossref","unstructured":"M. Joye and M. Tunstall. Securing OpenSSL Against Microarchitectural Attacks. International Conference on Security and Cryptography \u2014 SeCrypt\u201907, J. Hernando, E. Fern\u00e1ndez-Medina, and M. Malek, editors, pp. 189\u2013196, INSTICC Press, 2007.","DOI":"10.5220\/0002118801890196"},{"key":"18_CR22","doi-asserted-by":"crossref","unstructured":"J. Kelsey, B. Schneier, D. Wagner, and C. Hall. Side Channel Cryptanalysis of Product Ciphers. Journal of Computer Security, vol. 8, pp. 141\u2013158, 2000.","DOI":"10.3233\/JCS-2000-82-304"},{"key":"18_CR23","doi-asserted-by":"crossref","unstructured":"P. C. Kocher. Timing Attacks on Implementations of Diffie\u2013Hellman, RSA, DSS, and Other Systems. Advances in Cryptology \u2013 CRYPTO \u201996, N. Koblitz, editor, pp. 104\u2013113, Springer-Verlag, Lecture Notes in Computer Science series 1109, 1996.","DOI":"10.1007\/3-540-68697-5_9"},{"key":"18_CR24","unstructured":"C. Lauradoux. Collision attacks on processors with cache and countermeasures. Western European Workshop on Research in Cryptology \u2014 WEWoRC 2005, C. Wolf, S. Lucks, and P.-W. Yau, editors, pp. 76\u201385, 2005."},{"key":"18_CR25","volume-title":"Handbook of Applied Cryptography.","author":"A. J. Menezes","year":"1997","unstructured":"A. J. Menezes, P. van Oorschot, and S. Vanstone. Handbook of Applied Cryptography. CRC Press, New York, 1997."},{"key":"18_CR26","doi-asserted-by":"crossref","unstructured":"M. Neve and J.-P. Seifert. Advances on Access-driven Cache Attacks on AES. 13th International Workshop on Selected Areas of Cryptography \u2014 SAC\u201906, E. Biham and A. M. Youssef, editors, pp. 147\u2013162, Springer, Lecture Notes in Computer Science series 4356, 2007.","DOI":"10.1007\/978-3-540-74462-7_11"},{"key":"18_CR27","doi-asserted-by":"crossref","unstructured":"M. Neve, J.-P. Seifert, and Z. Wang. A refined look at Bernstein\u2019s AES side-channel analysis. Proceedings of ACM Symposium on Information, Computer and Communications Security \u2014 ASIACCS\u201906, p. 369, ACM Press, 2006.","DOI":"10.1145\/1128817.1128887"},{"key":"18_CR28","unstructured":"D. A. Osvik, A. Shamir, and E. Tromer. Other People\u2019s Cache: Hyper Attacks on HyperThreaded Processors. Presentation available at http:\/\/www.wisdom.weizmann.ac.il\/ $\\sim$ tromer\/."},{"key":"18_CR29","doi-asserted-by":"crossref","unstructured":"D. A. Osvik, A. Shamir, and E. Tromer. Cache Attacks and Countermeasures: The Case of AES. Topics in Cryptology \u2014 CT-RSA 2006, The Cryptographers\u2019 Track at the RSA Conference 2006, D. Pointcheval, editor, pp. 1\u201320, Springer-Verlag, Lecture Notes in Computer Science series 3860, 2006","DOI":"10.1007\/11605805_1"},{"key":"18_CR30","unstructured":"R. van der Pas. Memory Hierarchy in Cache-Based Systems. Technical Report, Sun Microsystems Inc., p. 28, 2002, available at http:\/\/www.sun.com\/blueprints\/1102\/817-0742.pdf"},{"key":"18_CR31","unstructured":"D. Page. Theoretical Use of Cache Memory as a Cryptanalytic Side-Channel. Technical Report CSTR-02-003, Department of Computer Science, University of Bristol, June 2002."},{"key":"18_CR32","volume-title":"Defending Against Cache Based Side-Channel Attacks. Technical Report.","author":"D. Page","year":"2003","unstructured":"D. Page. Defending Against Cache Based Side-Channel Attacks. Technical Report. Department of Computer Science, University of Bristol, 2003."},{"key":"18_CR33","unstructured":"D. Page. Partitioned Cache Architecture as a Side Channel Defence Mechanism. Cryptography ePrint Archive, Report 2005\/280, August 2005."},{"key":"18_CR34","unstructured":"D. Patterson and J. Hennessy. Computer Architecture: A Quantitative Approach. 4th edition, Morgan Kaufmann, 2006."},{"key":"18_CR35","unstructured":"C. Percival. Cache missing for fun and profit. BSDCan 2005, Ottawa, 2005. Available at http:\/\/www.daemonology.net\/ hyperthreading-considered-harmful\/"},{"key":"18_CR36","doi-asserted-by":"crossref","unstructured":"W. Schindler. A Combined Timing and Power Attack. PKC 2002, D. Naccache and P. Paillier, editors, LNCS 2274, pp. 263\u2013279, 2002.","DOI":"10.1007\/3-540-45664-3_19"},{"key":"18_CR37","doi-asserted-by":"crossref","first-page":"245","DOI":"10.1007\/978-3-540-40974-8_20","volume-title":"9th IMA International Conference on Cryptography and Coding","author":"W. Schindler","year":"2003","unstructured":"W. Schindler and C. D. Walter. More Detail for a Combined Timing and Power Attack against Implementations of RSA. 9th IMA International Conference on Cryptography and Coding, K. G. Paterson, editor, pp. 245\u2013263, Springer-Verlag, LNCS Nr. 2898, 2003."},{"key":"18_CR38","unstructured":"T. Shanley. The Unabridged Pentium 4 : IA32 Processor Genealogy. Addison-Wesley Professional, 2004."},{"key":"18_CR39","unstructured":"J. Shen and M. Lipasti. Modern Processor Design: Fundamentals of Superscalar Processors, McGraw-Hill, 2005."},{"key":"18_CR40","doi-asserted-by":"crossref","unstructured":"O. Sibert, P. A. Porras, and R. Lindell. The Intel 80 $\\times$ 86 Processor Architecture: Pitfalls for Secure Systems. IEEE Symposium on Security and Privacy, pp. 211\u2013223, 1995.","DOI":"10.1109\/SECPRI.1995.398934"},{"key":"18_CR41","doi-asserted-by":"crossref","unstructured":"K. Tiri, O. Ac\u0131\u00e7mez, M. Neve, and F. Andersen. An Analytical Model for Time-Driven Cache Attacks. 14th International Workshop on Fast Software Encryption \u2014 FSE 2007, A. Biryukov, editor, pp. 399\u2013413, Springer, Lecture Notes in Computer Science series 4593, 2007.","DOI":"10.1007\/978-3-540-74619-5_25"},{"key":"18_CR42","unstructured":"Trusted Computing Group. http:\/\/www.trustedcomputinggroup.org ."},{"key":"18_CR43","doi-asserted-by":"crossref","unstructured":"Y. Tsunoo, T.Saito, T. Suzaki, M. Shigeri, and H. Miyauchi. Cryptanalysis of DES Implemented on Computers with Cache. Cryptographic Hardware and Embedded Systems \u2014 CHES 2003, C. D. Walter, \u00e7. K. Ko\u00e7, and C. Paar, editors, pp. 62\u201376, Springer-Verlag, Lecture Notes in Computer Science series 2779, 2003.","DOI":"10.1007\/978-3-540-45238-6_6"},{"key":"18_CR44","doi-asserted-by":"crossref","unstructured":"Y. Tsunoo, E. Tsujihara, K. Minematsu, and H. Miyauchi. Cryptanalysis of Block Ciphers Implemented on Computers with Cache. ISITA 2002, 2002.","DOI":"10.1007\/978-3-540-45238-6_6"},{"issue":"3","key":"18_CR45","doi-asserted-by":"crossref","first-page":"166","DOI":"10.1007\/s10207-005-0079-7","volume":"5","author":"Y. Tsunoo","year":"2006","unstructured":"Y. Tsunoo, E. Tsujihara, M. Shigeri, H. Kubo, and K. Minematsu. Improving cache attacks by considering cipher structure. International Journal of Information Security, vol. 5(3), pp. 166\u2013176, Springer-Verlag, 2006.","journal-title":"International Journal of Information Security"},{"key":"18_CR46","doi-asserted-by":"crossref","unstructured":"C. D. Walter and S. Thompson. Distinguishing Exponent Digits by Observing Modular Subtractions. Topics in Cryptology \u2014 CT-RSA 2001, The Cryptographers\u2019 Track at the RSA Conference 2001, D. Naccache, editor, LNCS 2020, pp. 192\u2013207, 2001.","DOI":"10.1007\/3-540-45353-9_15"},{"key":"18_CR47","doi-asserted-by":"crossref","unstructured":"Z. Wang and R. B. Lee. New Cache Designs for Thwarting Software Cache-based Side Channel Attacks. 34th International Symposium on Computer Architecture \u2014 ISCA\u201907, pp. 494\u2013505, ACM Press, 2007.","DOI":"10.1145\/1250662.1250723"},{"key":"18_CR48","unstructured":"W. Ware. Security Controls for Computer Systems. Report of Defense Science Board Task Force on Computer Security; Rand Report R609-1, The RAND Corporation, 1970."},{"key":"18_CR49","unstructured":"Intel. Intel 64 and IA-32 Architectures Software Developer\u2019s Manual Volume 3B: System Programming Guide."},{"key":"18_CR50","unstructured":"A. Seznec. Branch Prediction under Scrutiny for Possible Security Flaw available online at http:\/\/www.irisa.fr\/activity\/new\/007\/branchpredictionattack004 ."}],"container-title":["Cryptographic Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-71817-0_18.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,6]],"date-time":"2025-02-06T03:44:54Z","timestamp":1738813494000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-71817-0_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9780387718163","9780387718170"],"references-count":50,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-71817-0_18","relation":{},"subject":[],"published":{"date-parts":[[2009]]}}}