{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,11,11]],"date-time":"2026-11-11T04:44:39Z","timestamp":1794372279570,"version":"4.9.0"},"publisher-location":"Boston, MA","reference-count":27,"publisher":"Springer US","isbn-type":[{"value":"9780387718279","type":"print"},{"value":"9780387718293","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-0-387-71829-3_12","type":"book-chapter","created":{"date-parts":[[2010,2,2]],"date-time":"2010-02-02T13:19:26Z","timestamp":1265116766000},"page":"215-234","source":"Crossref","is-referenced-by-count":0,"title":["From Secure Memories to Smart Card Security"],"prefix":"10.1007","author":[{"given":"Helena","family":"Handschuh","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Elena","family":"Trichina","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2009,12,9]]},"reference":[{"issue":"4","key":"12_CR1","doi-asserted-by":"publisher","first-page":"489","DOI":"10.1109\/JPROC.2003.811702","volume":"91","author":"R. Bez","year":"2003","unstructured":"R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti, \u201cIntroduction to flash memory\u201d, Proceedings of the IEEE, vol. 91, no. 4, April 2003, pp. 489\u2013502.","journal-title":"Proceedings of the IEEE"},{"key":"12_CR2","unstructured":"A. Sharma, Semiconductor Memories: Technology, Testing, and Reliability, IEEE Press, 1997."},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"W. D. Brown, and J. E. Brewer, Nonvolatile Semiconductor Memory Technology: A Comprehensive Guide to Understanding and Using NVSM Devices, IEEE Press, 1997.","DOI":"10.1109\/9780470545409"},{"key":"12_CR4","volume-title":"Flash Memories","year":"1999","unstructured":"P. Cappelletti, C. Golla, P. Olivo, and E. Zanoni, Eds., Flash Memories, Kluver, Norwell, MA 1999."},{"key":"12_CR5","volume-title":"Flash Memories","author":"L. Selmi","year":"1999","unstructured":"L. Selmi and C. Fiegna, \u201cPhysical aspects of cell operation and reliability\u201d, In Flash Memories, P. Cappelletti et al., Eds., Kluver, Norwell, MA, 1999."},{"issue":"11","key":"12_CR6","doi-asserted-by":"publisher","first-page":"2011","DOI":"10.1109\/16.239742","volume":"40","author":"S. Minimani","year":"1993","unstructured":"S. Minimani, and Y. Kamogaki, \u201cA novel MNOS nonvolatile memory device ensuring 10-years data retention after 107 erase\/write cycles\u201d, IEEE Transactions on Electron Devices, vol. 40, no. 11, 1993, pp 2011\u20132017.","journal-title":"IEEE Transactions on Electron Devices"},{"key":"12_CR7","doi-asserted-by":"crossref","unstructured":"B. Eitan, P. Pavan, I. Bloom, E. Aloni, A. Frommer, and D. Finzi, \u201cA novel localized trapping, 2-bit nonvolatile memory cell\u201d, IEEE Device Letters, 2002, pp. 543\u2013545.","DOI":"10.1109\/55.877205"},{"key":"12_CR8","unstructured":"MirrorBit White Paper, AMD\/Fujitsu Flash Memory, Publication number 25260."},{"key":"12_CR9","unstructured":"NAND Flash Application Design Guide, Toshiba America Electronic Components, Inc., March 2004."},{"issue":"4","key":"12_CR10","doi-asserted-by":"publisher","first-page":"554","DOI":"10.1109\/JPROC.2003.811706","volume":"91","author":"I. Motta","year":"2003","unstructured":"I. Motta, G. Ragone, O. Khouri, G. Torelli, and R. Micheloni, \u201cHigh-voltage management in single-supply CHE NOR-type flash memories\u201d, Proceedings of the IEEE, vol. 91, no. 4, April 2003, pp. 554\u2013568.","journal-title":"Proceedings of the IEEE"},{"issue":"4","key":"12_CR11","doi-asserted-by":"publisher","first-page":"569","DOI":"10.1109\/JPROC.2003.811707","volume":"91","author":"A. Silvagni","year":"2003","unstructured":"A. Silvagni, G. Fusillo, R. Ravasio, M. Picca, and S. Zanardi, \u201cAn overview of logic architectures inside flash memory devices\u201d, Proceedings of the IEEE, vol. 91, no. 4, April 2003, pp. 569\u2013580.","journal-title":"Proceedings of the IEEE"},{"issue":"4","key":"12_CR12","doi-asserted-by":"publisher","first-page":"523","DOI":"10.1109\/JPROC.2003.811705","volume":"91","author":"G. Campardo","year":"2003","unstructured":"G. Campardo, D. Canali, D. Fattori, G. Girardi, P. Scintu, L. Tarchini, and D. Tricario, \u201cAn overview of flash architectural developments\u201d, Proceedings of the IEEE, vol. 91, no. 4, April 2003, pp. 523\u2013536.","journal-title":"Proceedings of the IEEE"},{"key":"12_CR13","unstructured":"Security Features in NOR Flash Memories, ST Microelectronics. < www.st.com\/flash >, September 2005 (accessed 15.05.2007)."},{"key":"12_CR14","unstructured":"Spansion Advanced Sector Protection, Spansion LLC. < www.spansion.com\/application_notes\/spansion_advsectprot_an_a0_e.pdf >, September 2002 (accessed 25.06.07)."},{"key":"12_CR15","unstructured":"Spansion S29WS256N vs. Intel 28F256L18, Spansion LLC., Sunnyvale, CA. < www.spansion.com\/application_notes\/S29WS256N_vs_28H256L18_AN_A0 >, April 2006 (accessed 25.06.07)."},{"key":"12_CR16","unstructured":"KryptoTM Security for NOR Flash memories, ST Microelectronics. < www.st.com\/flash >, October 2005 (accessed 15.05.07)."},{"key":"12_CR17","unstructured":"Flash NOR, Embedded Applications: Secure- KryptoTM,, ST Microelectronics. < http:\/\/www.st.com\/stonline\/products\/families\/memories\/fl_nor_emb\/fl_krypto.html >, 2005 (accessed 15.06.07)."},{"key":"12_CR18","unstructured":"Secure MMC, Samsung Semiconductor Global. < www.samsung.com\/Products\/Semiconductor\/FlashCard\/MMC\/secure_mmc.htm >, 2006 (accessed 26.06.07)."},{"key":"12_CR19","unstructured":"P. Laackmann, and M. Janke, \u201cIntegral security from flash to ROM\u201d, Infineon Technologies. < www.infineon.com\/security >, 2003 (accessed 3.05.06)."},{"key":"12_CR20","unstructured":"A. Constantinou, \u201cHigh capacity SIMs : a white paper\u201d, Informa Telecoms and Media. < http:\/\/visionmobile.com\/whitepapers.html >, 2006 (accessed 26.06.07)."},{"key":"12_CR21","unstructured":"P. Gutmann, \u201cData remanence in semiconductor devices\u201d, Proceedings of the 10th USENIX Security Symposium, Washington, USA, August 13\u201317, 2001, < http:\/\/www.usenix.org >, 2001 (accessed 10.04.07)."},{"key":"12_CR22","doi-asserted-by":"publisher","first-page":"2","DOI":"10.1007\/3-540-36400-5_2","volume":"2523","author":"S. Skorobogatov","year":"2002","unstructured":"S. Skorobogatov, and R. Anderson, \u201cOptical fault injection attacks\u201d, Cryptographic Hardware and Embedded Systems (CHES 2002), Lecture Notes in Computer Science, vol. 2523, Springer-Verlag, 2002, pp. 2\u201312.","journal-title":"Cryptographic Hardware and Embedded Systems (CHES 2002), Lecture Notes in Computer Science"},{"key":"12_CR23","unstructured":"R. Anderson, and M. Kuhn, \u201cLow cost attacks on tamper resistant devices,\u201d M. Loman et al. (Eds.), Security Protocols, Proceedings 5th International Workshop IWSP, Lecture Notes in Computer Science, vol. 1361, Springer-Verlag, 1997, pp.125\u2013136."},{"key":"12_CR24","unstructured":"O. Kommerling, and M. Kuhn, \u201cDesign principles for tamper-resistant smartcard processors\u201d, Smarcard\u201999, Proceedings USENIX Workshop on Smartcard Technology, 1999, pp. 9\u201320."},{"issue":"2","key":"12_CR25","doi-asserted-by":"publisher","first-page":"370","DOI":"10.1109\/JPROC.2005.862424","volume":"94","author":"B.-E. Hagai","year":"2006","unstructured":"B.-E. Hagai, H. Choukri, D. Naccache, M. Tunstall, and C. Whelan, \u201cThe sorcerer\u2019s apprentice guide to fault attacks\u201d, Proceedings of the IEEE, vol. 94, no. 2, 2006, pp. 370\u2013382.","journal-title":"Proceedings of the IEEE"},{"key":"12_CR26","doi-asserted-by":"crossref","unstructured":"M. Neve, E. Peeters, D. Samyde, and J.-J. Quisquater, \u201cMemories: a survey of their secure uses in smart cards\u201d, Second IEEE International Security in Storage Workshop, 2003, pp. 62\u201371.","DOI":"10.1109\/SISW.2003.10004"},{"key":"12_CR27","unstructured":"S. Skorobogatov, \u201cLow temperature data remanence in static RAM\u201d, Cambridge Computer Lab. < www.cl.cam.ac.uk?TecReports\/UCAM-CL-TR-536.pdf >, 2001 (accessed 15.02.04)"}],"container-title":["Integrated Circuits and Systems","Secure Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-71829-3_12.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,17]],"date-time":"2025-02-17T03:14:14Z","timestamp":1739762054000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-71829-3_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12,9]]},"ISBN":["9780387718279","9780387718293"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-71829-3_12","relation":{"is-part-of":[{"id-type":"doi","id":"https:\/\/doi.org\/10.1007\/978-0-387-71829-3","asserted-by":"object"}]},"ISSN":["1558-9412"],"issn-type":[{"value":"1558-9412","type":"print"}],"subject":[],"published":{"date-parts":[[2009,12,9]]}}}