{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:48:14Z","timestamp":1725544094715},"publisher-location":"Boston, MA","reference-count":24,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387718279"},{"type":"electronic","value":"9780387718293"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010]]},"DOI":"10.1007\/978-0-387-71829-3_9","type":"book-chapter","created":{"date-parts":[[2010,2,2]],"date-time":"2010-02-02T13:19:26Z","timestamp":1265116766000},"page":"159-178","source":"Crossref","is-referenced-by-count":1,"title":["Counteracting Power Analysis Attacks by Masking"],"prefix":"10.1007","author":[{"given":"Elisabeth","family":"Oswald","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefan","family":"Mangard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2009,12,9]]},"reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"M.-L. Akkar and C. Giraud. An implementation of DES and AES, secure against some attacks. In \u00c7. K. Ko\u00e7, D. Naccache, and C. Paar, editors, Cryptographic Hardware and Embedded Systems \u2013 CHES 2001, Third International Workshop, Paris, France, May 14\u201316, 2001, Proceedings, volume 2162 of Lecture Notes in Computer Science, pages 309\u2013318. Springer, 2001.","DOI":"10.1007\/3-540-44709-1_26"},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"L. Benini, A. Galati, A. Macii, E. Macii, and M. Poncino. Energy-efficient data scrambling on memory-processor interfaces. In I. Verbauwhede and H. Roh, editors, International Symposium on Low Power Electronics and Design, 2003, Seoul, Korea, August 25\u201327, 2003, Proceedings, pages 26\u201329. ACM Press, 2003.","DOI":"10.1145\/871506.871517"},{"key":"9_CR3","doi-asserted-by":"crossref","unstructured":"M. Bucci, M. Guglielmo, R. Luzzi, and A. Trifiletti. A power consumption randomization countermeasure for DPA-resistant cryptographic processors. In E. Macii, O. G. Koufopavlou, and V. Paliouras, editors, 14th International Workshop on Integrated Circuit and System Design, Power and Timing Modeling, Optimization and Simulation, PATMOS 2004, Santorini, Greece, September 15\u201317, 2004, Proceedings, volume 3254 of Lecture Notes in Computer Science, pages 481\u2013490. Springer, 2004.","DOI":"10.1007\/978-3-540-30205-6_50"},{"key":"9_CR4","unstructured":"S. Chari, C. S. Jutla, J. R. Rao, and P. Rohatgi. A cautionary note regarding evaluation of AES candidates on smart-cards. In Second Advanced Encryption Standard (AES) Candidate Conference, Rome, Italy, 1999."},{"key":"9_CR5","doi-asserted-by":"crossref","unstructured":"J.-S. Coron and L. Goubin. On boolean and arithmetic masking against differential power analysis. In \u00c7. K. Ko\u00e7 and C. Paar, editors, Cryptographic Hardware and Embedded Systems \u2013 CHES 2000, Second International Workshop, Worcester, MA, USA, August 17\u201318, 2000, Proceedings, volume 1965 of Lecture Notes in Computer Science, pages 231\u2013237. Springer, 2000.","DOI":"10.1007\/3-540-44499-8_18"},{"key":"9_CR6","unstructured":"R. Elbaz, L. Torres, G. Sassatelli, P. Guillemin, C. Anguille, M. Bardouillet, C. Buatois, and J.-B. Rigaud. Hardware engines for bus encryption: a survey of existing techniques. In 2005 Design, Automation and Test in Europe Conference and Exposition (DATE 2005), 7\u201311 March 2005, Munich, Germany, pages 40\u201345. IEEE Computer Society, 2005."},{"key":"9_CR7","doi-asserted-by":"crossref","unstructured":"W. Fischer and B. M. Gammel. Masking at gate level in the presence of glitches. In J. R. Rao and B. Sunar, editors, Cryptographic Hardware and Embedded Systems \u2013 CHES 2005, 7th International Workshop, Edinburgh, UK, August 29 - September 1, 2005, Proceedings, volume 3659 of Lecture Notes in Computer Science, pages 187\u2013200. Springer, 2005.","DOI":"10.1007\/11545262_14"},{"key":"9_CR8","doi-asserted-by":"crossref","unstructured":"J. D. Goli\u0107. DeKaRT: a new paradigm for key-dependent reversible circuits. In C. D. Walter, \u00c7. K. Ko\u00e7, and C. Paar, editors, Cryptographic Hardware and Embedded Systems \u2013 CHES 2003, 5th International Workshop, Cologne, Germany, September 8\u201310, 2003, Proceedings, volume 2779 of Lecture Notes in Computer Science, pages 98\u2013112. Springer, 2003.","DOI":"10.1007\/978-3-540-45238-6_9"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"L. Goubin. A sound method for switching between boolean and arithmetic masking. In \u00c7. K. Ko\u00e7, D. Naccache, and C. Paar, editors, Cryptographic Hardware and Embedded Systems \u2013 CHES 2001, Third International Workshop, Paris, France, May 14\u201316, 2001, Proceedings, volume 2162 of Lecture Notes in Computer Science, pages 3\u201315. Springer, 2001.","DOI":"10.1007\/3-540-44709-1_2"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"C. Herbst, E. Oswald, and S. Mangard. An AES smart card implementation resistant to power analysis attacks. In J. Zhou, M. Yung, and F. Bao, editors, Applied Cryptography and Network Security, Second International Conference, ACNS 2006, volume 3989 of Lecture Notes in Computer Science, pages 239\u2013252. Springer, 2006.","DOI":"10.1007\/11767480_16"},{"key":"9_CR11","unstructured":"S. M. Kay. Fundamentals of Statistical Signal Processing - Detection Theory. Signal Processing Series. Prentice Hall, 1st edition, 1998. ISBN 0-13-504135-X."},{"key":"9_CR12","doi-asserted-by":"crossref","unstructured":"P. C. Kocher, J. Jaffe, and B. Jun. Differential power analysis. In M. Wiener, editor, Advances in Cryptology - CRYPTO \u201999, 19th\nAnnual International Cryptology Conference, Santa Barbara, CA, USA,\nAugust 15\u201319, 1999, Proceedings, volume 1666 of Lecture Notes in Computer Science, pages 388\u2013397. Springer, 1999.","DOI":"10.1007\/3-540-48405-1_25"},{"key":"9_CR13","unstructured":"S. Mangard, E. Oswald, and T. Popp. Power Analysis Attacks \u2013 Revealing the Secrets of Smart Cards. Springer, 2007. ISBN 978-0-387-30857-9."},{"key":"9_CR14","doi-asserted-by":"crossref","unstructured":"S. Mangard, T. Popp, and B. M. Gammel. Side-channel leakage of masked CMOS gates. In A. Menezes, editor, Topics in Cryptology - CT-RSA 2005, The Cryptographers\u2019 Track at the RSA Conference 2005, San Francisco, CA, USA, February 14\u201318, 2005, Proceedings, volume 3376 of Lecture Notes in Computer Science, pages 351\u2013365. Springer, 2005.","DOI":"10.1007\/978-3-540-30574-3_24"},{"key":"9_CR15","doi-asserted-by":"crossref","unstructured":"D. May, H. L. Muller, and N. P. Smart. Random register renaming to foil DPA. In \u00c7. K. Ko\u00e7, D. Naccache, and C. Paar, editors, Cryptographic Hardware and Embedded Systems \u2013 CHES 2001, Third International Workshop, Paris, France, May 14\u201316, 2001, Proceedings, volume 2162 of Lecture Notes in Computer Science Lecture Notes in Computer Science, pages 28\u201338. Springer, 2001.","DOI":"10.1007\/3-540-44709-1_4"},{"key":"9_CR16","unstructured":"E. Oswald and S. Mangard. Template attacks on masking\u2013-resistance is futile. In Topics in Cryptology - CT-RSA 2007, The Cryptographers\u2019 Track at the RSA Conference 2007, San Francisco, CA, USA, February 5\u20139, 2007, Proceedings, Lecture Notes in Computer Science. Springer, 2007."},{"key":"9_CR17","doi-asserted-by":"crossref","unstructured":"E. Oswald, S. Mangard, N. Pramstaller, and V. Rijmen. A side-channel analysis resistant description of the AES S-box. In H. Gilbert and H. Handschuh, editors, Fast Software Encryption, 12th International Workshop, FSE 2005, Paris, France, February 21\u201323, 2005, Revised Selected Papers, volume 3557 of Lecture Notes in Computer Science, pages 413\u2013423. Springer, 2005.","DOI":"10.1007\/11502760_28"},{"key":"9_CR18","doi-asserted-by":"crossref","unstructured":"T. Popp and S. Mangard. Masked dual-rail pre-charge logic: DPA-resistance without routing constraints. In J. R. Rao and B. Sunar, editors, Cryptographic Hardware and Embedded Systems \u2013 CHES 2005, 7th International Workshop, Edinburgh, UK, August 29 \u2013 September 1, 2005, Proceedings, volume 3659 of Lecture Notes in Computer Science, pages 172\u2013186. Springer, 2005.","DOI":"10.1007\/11545262_13"},{"key":"9_CR19","unstructured":"N. Pramstaller, E. Oswald, S. Mangard, F. K. G\u00fcrkaynak, and S. Haene. A masked AES ASIC implementation. In E. Ofner and M. Ley, editors, Austrochip 2004, Villach, Austria, October 8th, 2004, Proceedings, pages 77\u201382, 2004. ISBN 3-200-00211-5."},{"key":"9_CR20","doi-asserted-by":"crossref","unstructured":"P. Schaumont and K. Tiri. Masking and dual-rail logic don\u2019t add up. In P. Paillier and I. Verbauwhede, editors, Cryptographic Hardware and Embedded Systems - CHES 2007, 9th International Workshop, Vienna, Austria, September 10\u201313, 2007, Proceedings, volume 4727 of Lecture Notes in Computer Science, pages 95\u2013106. Springer, 2007.","DOI":"10.1007\/978-3-540-74735-2_7"},{"key":"9_CR21","doi-asserted-by":"crossref","unstructured":"D. Suzuki and M. Saeki. Security evaluation of DPA countermeasures using dual-Rail pre-charge logic style. In Cryptographic Hardware and Embedded Systems \u2013 CHES 2006, 8th International Workshop,Yokohama, Japan, October 10\u201313, 2006, Proceedings, Lecture Notes in Computer Science. Springer, 2006.","DOI":"10.1007\/11894063_21"},{"key":"9_CR22","unstructured":"D. Suzuki, M. Saeki, and T. Ichikawa. Random switching logic: a countermeasure against DPA based on transition probability. Cryptology ePrint Archive (\n                    http:\/\/eprint.iacr.org\/\n                    \n                  ), Report 2004\/346, 2004."},{"key":"9_CR23","unstructured":"K. Tiri and P. Schaumont. Changing the odds against masked logic. In Selected Areas in Cryptography, 13th International Workshop, SAC 2006, Montreal, Quebec, Canada, August 17\u201318, 2006, Lecture Notes in Computer Science. Springer, 2006. Available online at \n                    http:\/\/rijndael.ece.vt.edu\/schaum\/papers\/2006sac.pdf\n                    \n                  ."},{"key":"9_CR24","doi-asserted-by":"crossref","unstructured":"J. Wolkerstorfer, E. Oswald, and M. Lamberger. An ASIC implementation of the AES SBoxes. In B. Preneel, editor, Topics in Cryptology - CT-RSA 2002, The Cryptographers\u2019 Track at the RSA Conference 2002, San Jose, CA, USA, February 18\u201322, 2002, Proceedings, volume 2271 of Lecture Notes in Computer Science, pages 67\u201378. Springer, 2002.","DOI":"10.1007\/3-540-45760-7_6"}],"container-title":["Integrated Circuits and Systems","Secure Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-71829-3_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,29]],"date-time":"2021-04-29T00:30:57Z","timestamp":1619656257000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-71829-3_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,12,9]]},"ISBN":["9780387718279","9780387718293"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-71829-3_9","relation":{},"ISSN":["1558-9412"],"issn-type":[{"type":"print","value":"1558-9412"}],"subject":[],"published":{"date-parts":[[2009,12,9]]}}}