{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T08:15:26Z","timestamp":1758615326253,"version":"3.44.0"},"publisher-location":"New York, NY","reference-count":17,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387722573"},{"type":"electronic","value":"9780387722580"}],"license":[{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-0-387-72258-0_10","type":"book-chapter","created":{"date-parts":[[2007,5,4]],"date-time":"2007-05-04T18:08:07Z","timestamp":1178302087000},"page":"107-120","source":"Crossref","is-referenced-by-count":2,"title":["Automatic Data Path Generation from C code for Custom Processors"],"prefix":"10.1007","author":[{"given":"Jelena","family":"Trajkovic","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Gajski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"10_CR1","unstructured":"Automated Configurable Processor Design Flow (2005). Automated Configurable Processor Design Flow, White Paper, Tensilica, Inc. http:\/\/www.tensilica.com\/pdf\/Tools white paper final-1.pdf January 2005."},{"key":"10_CR2","volume-title":"Proc. European Design Automation Conference, pages 90-95","author":"B. Landwehr","year":"1994","unstructured":"B. Landwehr, P. Marwedel, and R. D omer (1994). OSCAR: Optimum Simultaneous Scheduling, Allocation and Resource Binding Based on Integer Programming. In Proc. European Design Automation Conference, pages 90-95, Grenoble, France. IEEE Computer Society Press."},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"Brewer, F. and Gajski, D. (1990). Chippe: A system for constraint driven behavioral synthesis. IEEE Trans. on Computer-Aided Design.","DOI":"10.1109\/43.55208"},{"key":"10_CR4","doi-asserted-by":"crossref","unstructured":"Devadas, S. and Newton, R. (1989). Algorithms for hardware allocation in data path synthesis. IEEE Trans. on Computer-Aided Design.","DOI":"10.1109\/43.31534"},{"key":"10_CR5","unstructured":"Diamond Standard Processor Core Family Architecture (2006). Diamond Standard Processor Core Family Architecture, White Paper, Tensilica, Inc. http:\/\/www.tensilica.com\/pdf\/Diamond WP.pdf, October 2006."},{"key":"10_CR6","unstructured":"Gajski, Daniel (October 2003). Nisc: The ultimate reconfigurable component. Technical report, Technical Report TR 03-28, University of California-Irvine."},{"key":"10_CR7","doi-asserted-by":"crossref","unstructured":"Goodwin, David and Petkov, Darin (2003). Automatic generation of application specific processors. In Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems.","DOI":"10.1145\/951727.951730"},{"key":"10_CR8","doi-asserted-by":"crossref","unstructured":"Gutberlet, P., M uller, J., Kr amer, H., and Rosenstiel, W. (1992). Automatic module allocation in high level synthesis. In Proceedings of the Conference on European Design Automation (EURO-DAC \u201992), pages 328-333.","DOI":"10.1109\/EURDAC.1992.246223"},{"key":"10_CR9","unstructured":"Marwedel, P. (1993). The MIMOLA system: Detailed description of the system software. In Proceedings of Design Automation Conference. ACM\/IEEE."},{"key":"10_CR10","doi-asserted-by":"crossref","unstructured":"Paulin, P.G. and Knight, J.P. (1989). Force-directed scheduling for the behavioral synthesis of ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.","DOI":"10.1109\/43.31522"},{"key":"10_CR11","doi-asserted-by":"crossref","unstructured":"Reshadi, M. and Gajski, D. (2005). A cycle-accurate compilation algorithm for custom pipelined datapaths. In International Symposium on Hardware\/Software Codesign and System Synthesis (CODES+ISSS).","DOI":"10.1145\/1084834.1084845"},{"key":"10_CR12","doi-asserted-by":"crossref","unstructured":"Reshadi, M., Gorjiara, B., and Gajski, D. (2005). Utilizing horizontal and vertical parallelism with no-instruction-set compiler for custom datapaths. In In Proceedings of International Conference on Computer Design.","DOI":"10.1109\/ICCD.2005.112"},{"key":"10_CR13","unstructured":"Stretch. Inc.: S5000 Software-Configurable Processors (2005). Stretch. Inc.: S5000 SoftwareConfigurable Processors http:\/\/www.stretchinc.com\/products\/devices.php."},{"key":"10_CR14","unstructured":"Tensilica: Xtensa LX (2005). Tensilica: Xtensa LX http:\/\/www.tensilica.com\/products\/xtensaLX.htm."},{"key":"10_CR15","doi-asserted-by":"crossref","unstructured":"Trajkovic, Jelena, Reshadi, Mehrdad, Gorjiara, Bita, and Gajski, Daniel (2006). A graph based algorithm for data path optimization in custom processors. In Proceedings of 9th EUROMICRO Conference on Digital System Design, pages 496-503. IEEE Computer Society.","DOI":"10.1109\/DSD.2006.7"},{"issue":"(9)","key":"10_CR16","doi-asserted-by":"publisher","first-page":"1053","DOI":"10.1109\/43.159991","volume":"2","author":"Fur-Shing Tsai","year":"1992","unstructured":"Tsai, Fur-Shing and Hsu, Yu-Chin (1992). STAR: An automatic data path allocator. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2(9):1053-1064.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10_CR17","unstructured":"Tseng, C. and Seiwiorek, D.P. (1986). Automated synthesis of data paths in digital systems. IEEE Trans. on Computer-Aided Design."}],"container-title":["IFIP Advances in Information and Communication Technology","Embedded System Design: Topics, Techniques and Trends"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-72258-0_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T07:10:01Z","timestamp":1758611401000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-0-387-72258-0_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9780387722573","9780387722580"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-72258-0_10","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2007]]}}}