{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T08:16:41Z","timestamp":1758615401043,"version":"3.44.0"},"publisher-location":"New York, NY","reference-count":16,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387722573"},{"type":"electronic","value":"9780387722580"}],"license":[{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-0-387-72258-0_11","type":"book-chapter","created":{"date-parts":[[2007,5,4]],"date-time":"2007-05-04T18:08:07Z","timestamp":1178302087000},"page":"121-134","source":"Crossref","is-referenced-by-count":1,"title":["Interconnect-aware Pipeline Synthesis for Array based Reconfigurable Architectures"],"prefix":"10.1007","author":[{"given":"Shanghua","family":"Gao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenshu","family":"Seto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoshi","family":"Komatsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"11_CR1","doi-asserted-by":"crossref","unstructured":"V. H. Allan, R. B. Jones, R. M. Lee, and S. J. Allan. Software pipelining. In ACM, Computing Surveys, September 1995.","DOI":"10.1145\/212094.212131"},{"key":"11_CR2","doi-asserted-by":"crossref","unstructured":"J. R. Allen, K. Kennedy, and J. Warren. Conversion of control dependence to data dependence. In Proc. 10th Ann. Symp. Principles of programming languages, January 1983.","DOI":"10.1145\/567067.567085"},{"issue":"(4)","key":"11_CR3","doi-asserted-by":"publisher","first-page":"550","DOI":"10.1109\/TCAD.2004.825872","volume":"23","author":"J. Cong","year":"2004","unstructured":"J. Cong, Y. Fan, G. Han, X. Yang, and Z. Zhang. Architecture and synthesis for onchip multicycle communication. IEEE Trans. on CAD of integrated circuits and systems, 23 (4):550-564, April 2004.","journal-title":"IEEE Trans. on CAD of integrated circuits and systems"},{"key":"11_CR4","doi-asserted-by":"crossref","unstructured":"J. Jeon, D. Kim, D. Shin, and K. Choi. High-level synthesis under multi-cycle interconnect delay. In Proc. ASPDAC, pages 662-667, January 2001.","DOI":"10.1145\/370155.370576"},{"key":"11_CR5","unstructured":"D. Kim, J. Jung, S. Lee, J. Jeon, and K. Choi. Behavior-to-placed rtl synthesis with performance-driven placement. In Proc . Computer Aided Design, pages 320-326, November 2001."},{"key":"11_CR6","doi-asserted-by":"crossref","unstructured":"J. Lee, K. Choi, and N. D. Dutt. An algorithm for mapping loops onto coarse-grained reconfigurable architectures. In Proc. of LCTES, pages 183-188, June 2003.","DOI":"10.1145\/780732.780758"},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"J. Losa, A. Gonzalez, E. Ayguade, and M. Valero. Swing modulo scheduling: a lifetime sensitive approach. In PACT\u201996, pages 80-87, October 1996.","DOI":"10.1109\/PACT.1996.554030"},{"issue":"(3)","key":"11_CR8","doi-asserted-by":"publisher","first-page":"234","DOI":"10.1109\/12.910814","volume":"50","author":"J. Losa","year":"2001","unstructured":"J. Losa, A. Gonzalez, E. Ayguade, M. Valero, and J. Eckhardt. Lifetime-sensitive modulo scheduling in a production environment. IEEE Trans. On Comps., 50(3):234-249, March 2001.","journal-title":"IEEE Trans. On Comps."},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins. Exploiting loop-level parallelism on a coarse-grained reconfigurable architectures using modulo scheduling. In Proc. Computers and digital techniques, pages 255-261, 2003.","DOI":"10.1049\/ip-cdt:20030833"},{"issue":"(6)","key":"11_CR10","doi-asserted-by":"publisher","first-page":"661","DOI":"10.1109\/43.31522","volume":"8","author":"P. Paulin","year":"1989","unstructured":"P. Paulin and J. Knight. Force-directed scheduling for behavioral synthesis of asics. IEEE Trans. on CAD, 8(6):661-679, June 1989.","journal-title":"IEEE Trans. on CAD"},{"key":"11_CR11","doi-asserted-by":"crossref","unstructured":"B. R. Rau. Iterative modulo scheduling:an algorithm for software pipelining loops. In Proc. the 27th Annual International Symposium on Microarchitecture, pages 63-74, November 1994.","DOI":"10.1145\/192724.192731"},{"key":"11_CR12","unstructured":"Semiconductor Industry Association. International technology roadmap for semiconductors, 2003."},{"key":"11_CR13","unstructured":"S. Gao, K. Seto, S. Komatsu, and M. Fujita. Pipeline scheduling for array based reconfigurable architectures considering interconnect delays. In Proc. of ICFPT, pages 137-144, December 2005."},{"key":"11_CR14","unstructured":"Naveed Sherwani. Algorithms for VLSI physical design automation. Kluwer Academic Publishers, 1999."},{"key":"11_CR15","unstructured":"Xilinx Web Site. http:\/\/www.xilinx.com."},{"key":"11_CR16","doi-asserted-by":"crossref","unstructured":"M. Xu and F. J. Kurdahi. Layout-driven high level synthesis for fpga based architectures. In Proc. of DATE, pages 446-450, 1998.","DOI":"10.1109\/DATE.1998.655896"}],"container-title":["IFIP Advances in Information and Communication Technology","Embedded System Design: Topics, Techniques and Trends"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-72258-0_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T07:10:10Z","timestamp":1758611410000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-0-387-72258-0_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9780387722573","9780387722580"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-72258-0_11","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2007]]}}}