{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T08:17:59Z","timestamp":1758615479972,"version":"3.44.0"},"publisher-location":"New York, NY","reference-count":10,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387722573"},{"type":"electronic","value":"9780387722580"}],"license":[{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-0-387-72258-0_22","type":"book-chapter","created":{"date-parts":[[2007,5,4]],"date-time":"2007-05-04T18:08:07Z","timestamp":1178302087000},"page":"255-268","source":"Crossref","is-referenced-by-count":0,"title":["Reducing the Code Size of Retimed Software Loops under Timing and Resource Constraints"],"prefix":"10.1007","author":[{"given":"Noureddine","family":"Chabini","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Wolf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"4","key":"22_CR1","doi-asserted-by":"publisher","first-page":"590","DOI":"10.1145\/950162.950168","volume":"2","author":"Q. Zhuge","year":"2003","unstructured":"Zhuge Q., Xiao B., and Sha, E.H.M.: Code size reduction technique and implementation for software-pipelined DSP applications. ACM Trans. on Embedded Comput. Syst., Vol.2, No.4, pp. 590-613 (2003).","journal-title":"on Embedded Comput. Syst"},{"issue":"5","key":"22_CR2","doi-asserted-by":"publisher","first-page":"521","DOI":"10.1109\/TVLSI.2002.801615","volume":"10","author":"L. Benini","year":"2002","unstructured":"Benini L., Macii A., Macii E., and Poncino M.: Minimizing memory access energy in embedded systems by selective instruction compression. IEEE Transactions on Very Large Scale Integration Systems, Vol.10, No. 5, pp 521-531 (2002).","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"22_CR3","doi-asserted-by":"crossref","unstructured":". Granston E., Scales R., Stotzer E., Ward A., and Zbiciak J.: Controlling code size of softwarepipelined loops on the TMS320C6000 VLIW DSP architecture. Proceedings 3rd IEEE\/ACM Workshop on Media and Streaming Processors, pp. 29-38 (2001).","DOI":"10.1145\/384197.384216"},{"issue":"5","key":"22_CR4","doi-asserted-by":"publisher","first-page":"522","DOI":"10.1109\/92.894156","volume":"8","author":"W. Sung","year":"2000","unstructured":"Sung W., and Ha S.: Memory efficient software synthesis with mixed coding style from dataflow graphs. IEEE Trans. on Very Large Scale Integration Systems, Vol. 8, No. 5, pp 522-526 (2000).","journal-title":"IEEE Trans. on Very Large Scale Integration Systems"},{"key":"22_CR5","doi-asserted-by":"crossref","unstructured":". Lekatsas H, Henkel J., and Wolf W.: Code compression for low power embedded systems design. Proc. of Design Automation Conference, pp. 294-299 (2000).","DOI":"10.1145\/337292.337423"},{"key":"22_CR6","unstructured":". Nemhauser G.L., and Wolsey L.A.: Integer and Combinatorial Optimization, John Wiley and Sons Inc., ISBN 0-471-35943-2 (1999)."},{"key":"22_CR7","doi-asserted-by":"crossref","unstructured":". Fraboulet A., Mignotte A., and Huard G.: Loop alignment for memory accesses optimization. Proc. of 12th International Symposium on System Synthesis, pp.71-77 (1999).","DOI":"10.1109\/ISSS.1999.814263"},{"issue":"3","key":"22_CR8","doi-asserted-by":"publisher","first-page":"229","DOI":"10.1109\/43.594829","volume":"16","author":"L.F. Chao","year":"1997","unstructured":"Chao L.F., LaPaugh A.S., and Sha E.H.M.: Rotation scheduling, A loop pipelining algorithm. IEEE Trans. on Computer-Aided Design of Integrated Circ. & Syst., Vol.16, No.3, pp. 229-239 (1997).","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circ. & Syst"},{"key":"22_CR9","doi-asserted-by":"crossref","unstructured":". Leiserson C.E., and Saxe J.B.: Retiming Synchronous Circuitry. Algorithmica, pp. 5-35 (1991).","DOI":"10.1007\/BF01759032"},{"key":"22_CR10","unstructured":". The LP_Solve Tool:\nftp:\/\/ftp.ics.ele.tue.nl\/pub\/lp_solve\/"}],"container-title":["IFIP Advances in Information and Communication Technology","Embedded System Design: Topics, Techniques and Trends"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-72258-0_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T07:08:53Z","timestamp":1758611333000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-0-387-72258-0_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9780387722573","9780387722580"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-72258-0_22","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2007]]}}}