{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T08:14:08Z","timestamp":1758615248504,"version":"3.44.0"},"publisher-location":"New York, NY","reference-count":22,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387722573"},{"type":"electronic","value":"9780387722580"}],"license":[{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2007,1,1]],"date-time":"2007-01-01T00:00:00Z","timestamp":1167609600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007]]},"DOI":"10.1007\/978-0-387-72258-0_26","type":"book-chapter","created":{"date-parts":[[2007,5,4]],"date-time":"2007-05-04T18:08:07Z","timestamp":1178302087000},"page":"299-312","source":"Crossref","is-referenced-by-count":2,"title":["Data Reuse Driven Memory and Network-On-Chip Co-Synthesis"],"prefix":"10.1007","author":[{"given":"Ilya","family":"Issenin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikil","family":"Dutt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"26_CR1","doi-asserted-by":"crossref","unstructured":"S. Agarwala et al. A 600-MHz VLIW DSP. IEEE Journal of Solid-State Circuits, Nov. 2002.","DOI":"10.1109\/JSSC.2002.803954"},{"key":"26_CR2","doi-asserted-by":"crossref","unstructured":"W. Dally and B. Towles. Route packets, not wires: On-chip interconnection networks. In Proc. of DAC, June 2001.","DOI":"10.1145\/378239.379048"},{"key":"26_CR3","volume-title":"Concepts and Implementation of the Philips Network-on-Chip","author":"J. Dielissen","year":"2003","unstructured":"J. Dielissen et al. Concepts and Implementation of the Philips Network-on-Chip. IPBased SOC Design, Grenoble, France, Nov. 2003."},{"key":"26_CR4","unstructured":"J. Dielissen et al. Power Measurements and Analysis of a Network on Chip. Philips Research, Technical Note TN-2005-0282, Apr. 2005."},{"key":"26_CR5","doi-asserted-by":"crossref","unstructured":"K. Goossens et al. \u00c6thereal Network on Chip: Concepts, Architectures, and Implementations. IEEE Design and Test of Computers, 2005.","DOI":"10.1109\/MDT.2005.99"},{"key":"26_CR6","doi-asserted-by":"crossref","unstructured":"P. Guerrier and A. Greiner. A generic architecture for on-chip packet switched interconnections. In Proc. of DATE, March. 2000.","DOI":"10.1145\/343647.343776"},{"key":"26_CR7","doi-asserted-by":"crossref","unstructured":"Zvika Guz et al. Efficient Link Capacity and QoS Design for Network-on-Chip. In Proc. of DATE, March 2006.","DOI":"10.1109\/DATE.2006.243951"},{"key":"26_CR8","unstructured":"R. Ho, K. Mai, and M. Horowitz. The future of wires. In Proc. of the IEEE, April. 2001. [9] Hu et al. Energy-Aware Mapping for Tile-based NoC Architectures Under Performance Constraints. In Proc. of ASP-DAC, 2003."},{"key":"26_CR9","doi-asserted-by":"crossref","unstructured":"I. Issenin, E. Brockmeyer, B. Durinck, N. Dutt. Multiprocessor System-on-Chip Data Reuse Analysis for Exploring Customized Memory Hierarchies. In Proc. of DAC, 2006.","DOI":"10.1109\/DAC.2006.229175"},{"key":"26_CR10","doi-asserted-by":"crossref","unstructured":"I. Issenin, N. Dutt. Data Reuse Driven Energy-Aware MPSoC Co-Synthesis of Memory and Communication Architecture for Streaming Applications. In Proc. of CODES+ISSS, 2006.","DOI":"10.1145\/1176254.1176326"},{"key":"26_CR11","doi-asserted-by":"crossref","unstructured":"S. Kim et al. Efficient Exploration of On-Chip Bus Architectures and Memory Allocation. In Proc. of CODES+ISSS, 2004.","DOI":"10.1145\/1016720.1016779"},{"key":"26_CR12","doi-asserted-by":"crossref","unstructured":"Manolache et al. Fault and Energy-Aware Communication Mapping with Guaranteed Latency for Applications Implemented on NoC. In Proc. of DAC, 2005.","DOI":"10.1109\/DAC.2005.193813"},{"key":"26_CR13","unstructured":"Micron Async\/Page\/Burst CellularRAM Memory MT45W4MW16BCGB, http:\/\/download.micron.com\/pdf\/datasheets\/psram\/64Mb_burst_cr1_5_p25z.pdf."},{"key":"26_CR14","unstructured":"MPARM project, http:\/\/www-micrel.deis.unibo.it\/sitonew\/research\/mparm.html."},{"key":"26_CR15","unstructured":"S. Murali, G. De Micheli. Bandwidth-Constrained Mapping of Cores onto NoC Architectures. In Proc. of DATE, 2004."},{"key":"26_CR16","doi-asserted-by":"crossref","unstructured":"S. Pasricha, N. Dutt. COSMECA: Application Specific Co-Synthesis of Memory and Communication Architectures for MPSoC. In Proc. of DATE, 2006.","DOI":"10.1109\/DATE.2006.244066"},{"key":"26_CR17","unstructured":"P. Shivakumar, N. Jouppi. CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. WRL Technical Report 2001\/2, Aug. 2001."},{"key":"26_CR18","doi-asserted-by":"crossref","unstructured":"K. Srinivasan et al. A Technique for Low Energy Mapping and Routing in Network-onChip Architectures. In Proc. of ISLPED, 2005.","DOI":"10.1109\/LPE.2005.195552"},{"key":"26_CR19","doi-asserted-by":"crossref","unstructured":"K. Srinivasan et al. Layout Aware Design of Mesh based NoC Architectures. In Proc. of CODES+ISSS, 2006.","DOI":"10.1145\/1176254.1176288"},{"key":"26_CR20","doi-asserted-by":"crossref","unstructured":"F. Steenhof et al. Networks on chips for high-end consumer-electronics TV system architectures. In Proc. of DATE, 2006.","DOI":"10.1109\/DATE.2006.243840"},{"key":"26_CR21","unstructured":"P. Stobach. A new technique in scene adaptive coding. In Proc. of EUSIPCO, Grenoble, 1988."},{"key":"26_CR22","unstructured":"Z. Yu et al. An Asynchronous Array of Simple Processors for DSP Applications. In Proc. of ISSCC, 2006."}],"container-title":["IFIP Advances in Information and Communication Technology","Embedded System Design: Topics, Techniques and Trends"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-72258-0_26","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T07:10:24Z","timestamp":1758611424000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-0-387-72258-0_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007]]},"ISBN":["9780387722573","9780387722580"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-72258-0_26","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2007]]}}}