{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:27:16Z","timestamp":1737437236084,"version":"3.33.0"},"publisher-location":"Boston, MA","reference-count":15,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387736600"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-0-387-73661-7_10","type":"book-chapter","created":{"date-parts":[[2007,9,11]],"date-time":"2007-09-11T00:22:03Z","timestamp":1189470123000},"page":"145-161","source":"Crossref","is-referenced-by-count":0,"title":["A Traffic Injection Methodology with Support for System-Level Synchronization"],"prefix":"10.1007","author":[{"given":"Shankar","family":"Mahadevan","sequence":"first","affiliation":[]},{"given":"Federico","family":"Angiolini","sequence":"additional","affiliation":[]},{"given":"Jens","family":"Spars\u00f8","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]},{"given":"Jan","family":"Madsen","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"10_CR1_10","unstructured":"The Real-Time Operating System for Multiprocessor Systems. http:\/\/www.rtems.com ."},{"key":"10_CR2_10","unstructured":"Open Core Protocol Specification, Release 2.0, 2003."},{"key":"10_CR3_10","unstructured":"F. Angiolini, S. Mahadevan, J. Madsen, L. Benini, and J. Spars\u00f8. Realistically rendering SoC traffic patterns with interrupt awareness. In IFIP International Conference on Very Large Scale Integration (VLSI-SoC), September 2005."},{"key":"10_CR4_10","doi-asserted-by":"crossref","unstructured":"L. Cai and D. Gajski. Transaction level modeling in system level design. CECS technical report 03-10, Center for Embedded Computer Systems, Information and Computer Science, University of California, Irvine, March 2003.","DOI":"10.1145\/944645.944651"},{"key":"10_CR5_10","doi-asserted-by":"crossref","unstructured":"F. Fummi, P. Gallo, S. Martini, G. Perbellini, M. Poncino, and F. Ricciato. A timing-accurate modeling and simulation environment for networked embedded systems. In Proceedings of the 42th Design Automation Conference (DAC), pages 42-47, June 2003.","DOI":"10.1145\/775832.775846"},{"key":"10_CR6_10","unstructured":"T. Gr \u00f6tker, S. Liao, G. Martin, and S. Swan. System Design with SystemC. Kluwer Academic Publishers, 2002."},{"key":"10_CR7_10","doi-asserted-by":"crossref","unstructured":"S. Kuenzli, F. Poletti, L. Benini, and L. Thiele. Combining simulation and formal methods for system-level performance analysis. In Proceedings of Design, Automation and Testing in Europe Conference 2006 (DATE), pages 236-242. IEEE, March 2006.","DOI":"10.1109\/DATE.2006.244109"},{"key":"10_CR8_10","doi-asserted-by":"crossref","unstructured":"K. Lahiri, A. Raghunathan, and S. Dey. Evaluation of the traffic-performance characteristics of System-on-Chip communication architectures. In Proceedings of the 14th International Conference on VLSI Design, pages 29-35, 2001.","DOI":"10.1109\/ICVD.2001.902636"},{"key":"10_CR9_10","doi-asserted-by":"crossref","unstructured":"M. Loghi, F. Angiolini, D. Bertozzi, L. Benini, and R. Zafalon. Analyzing on-chip communication in a MPSoC environment. In Proceedings of the Design, Automation and Test in Europe Conference (DATE). IEEE, 2004.","DOI":"10.1109\/DATE.2004.1268966"},{"key":"10_CR10_10","doi-asserted-by":"crossref","unstructured":"S. Mahadevan, F. Angiolini, M. Storgaard, R. G. Olsen, J. Spars\u00f8, and J. Madsen. A network traffic generator model for fast network-on-chip simulation. In Proceedings of Design, Automation and Testing in Europe Conference 2005 (DATE), pages 780-785. IEEE, March 2005.","DOI":"10.1109\/DATE.2005.22"},{"key":"10_CR11_10","unstructured":"O. Ogawa, S. B. de Noyer, P. Chauvet, K. Shinohara, Y. Watanabe, H. Niizuma, T. Sasaki, and Y. Takai. A practical approach for bus architecture optimization at transaction level. In Proceedings of Design, Automation and Testing in Europe Conference 2004 (DATE). IEEE, March 2003."},{"key":"10_CR12_10","doi-asserted-by":"crossref","unstructured":"S. Pasricha, N. Dutt, and M. Ben-Romdhane. Extending the transaction level modeling approach for fast communication architecture exploration. In Proceedings of 38th Design Automation Conference (DAC), pages 113-118. ACM, 2004.","DOI":"10.1145\/996566.996603"},{"key":"10_CR13_10","unstructured":"L. Schaelicke, A. Davis, and S. A. McKee. Profiling IO interrupts in modern architectures. In Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS). IEEE, 2000."},{"key":"10_CR14_10","doi-asserted-by":"crossref","unstructured":"M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, and A. Sangiovanni-Vincentelli. Addressing the System-on-Chip interconnect woes through communication-based design. In Proceedings of the 38th Design Automation Conference (DAC\u201901), pages 667-672, June 2001.","DOI":"10.1145\/378239.379045"},{"key":"10_CR15_10","unstructured":"W. Wolf. Computers as Components:Principles of Embedded Computing System Design, chapter 3. Morgan Kaufmann, 2001."}],"container-title":["IFIP International Federation for Information Proc","Vlsi-Soc: From Systems To Silicon"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-73661-7_10.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T23:05:43Z","timestamp":1737414343000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-73661-7_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9780387736600"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-73661-7_10","relation":{},"subject":[]}}