{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:28:29Z","timestamp":1737437309793,"version":"3.33.0"},"publisher-location":"Boston, MA","reference-count":16,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387736600"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-0-387-73661-7_11","type":"book-chapter","created":{"date-parts":[[2007,9,11]],"date-time":"2007-09-11T00:22:03Z","timestamp":1189470123000},"page":"163-177","source":"Crossref","is-referenced-by-count":0,"title":["Pareto Points in SRAM Design Using the Sleepy Stack Approach"],"prefix":"10.1007","author":[{"given":"Jun Cheol","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincent J.","family":"Mooney III","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"11_CR1_11","unstructured":"International Technology Roadmap for Semiconductors by Semiconductor Industry Association (2002)."},{"issue":"12","key":"11_CR2_11","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/MC.2003.1250885","volume":"36","author":"N. S. Kim","year":"2003","unstructured":"N. S. Kim, T. Austin, D. Baauw, T. Mudge, K. Flautner, J. Hu, M. Irwin, M. Kandemir, V. Narayanan, Leakage Current: Moore's Law Meets Static Power, IEEE Computer 36(12), pp. 68-75 (2003).","journal-title":"IEEE Computer"},{"issue":"11","key":"11_CR3_11","doi-asserted-by":"publisher","first-page":"1599","DOI":"10.1109\/4.962279","volume":"36","author":"L. Clark","year":"2001","unstructured":"L. Clark, E. Hoffman, J. Miller, M. Biyani, L. Luyun, S. Strazdus, M. Morrow, K. Velarde, M. Yarch, An Embedded 32-b Microprocessor Core for Low-Power and High-Performance Applications, IEEE Journal of Solid-State Circuits 36(11), 1599-1608 (2001).","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"11_CR4_11","unstructured":"J. Park, Sleepy Stack: a New Approach to Low Power VLSI and Memory, Ph.D. dissertation, School of Electrical and Computer Engineering, Georgia Institute of Technology, 2005."},{"key":"11_CR5_11","doi-asserted-by":"crossref","unstructured":"J. Park, V. J. Mooney, P. Pfeiffenberger, Sleepy Stack Reduction in Leak-age Power, Proceedings of the International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS'04), pp. 148-158 (2004).","DOI":"10.1007\/978-3-540-30205-6_17"},{"key":"11_CR6_11","doi-asserted-by":"crossref","unstructured":"N. Azizi, A. Moshovos, F. Najm, Low-Leakage Asymmetric-Cell SRAM, Proceedings of the International Symposium on Low Power Electronics and Design, pp. 48-51 (2002).","DOI":"10.1109\/LPE.2002.146707"},{"key":"11_CR7_11","doi-asserted-by":"crossref","unstructured":"K. Nii, H. Makino, Y. Tujihashi, C. Morishima, Y. Hayakawa, H. Nunogami, T. Arakawa, H. Hamano, A Low Power SRAM Using Auto-Backgate-Controlled MT-CMOS, Proceedings of the International Symposium on Low Power Electronics and Design, pp. 293-298 (1998).","DOI":"10.1145\/280756.280939"},{"key":"11_CR8_11","doi-asserted-by":"crossref","unstructured":"S. Narendra, V. D. S. Borkar, D. Antoniadis, A. Chandrakasan, Scaling of Stack Effect and its Application for Leakage Reduction, Proceedings of the International Symposium on Low Power Electronics and Design, pp. 195-200 (2001).","DOI":"10.1145\/383082.383132"},{"key":"11_CR9_11","doi-asserted-by":"crossref","unstructured":"S. Tang, S. Hsu, Y. Ye, J. Tschanz, D. Somasekhar, S. Narendra, S. L. Lu, R. Krishnamurthy, V. De, Scaling of Stack Effect and its Application for Leakage Reduction, Symposium on VLSI Circuits Digest of Technical Papers, pp. 320-321 (2002).","DOI":"10.1109\/VLSIC.2002.1015115"},{"key":"11_CR10_11","doi-asserted-by":"crossref","unstructured":"V. Degalahal, N. Vijaykrishnan, M. Irwin, Analyzing soft errors in leakage optimized SRAM design, IEEE International Conference on VLSI Design, pp. 227-233 (2003).","DOI":"10.1109\/ICVD.2003.1183141"},{"key":"11_CR11_11","unstructured":"M. Powell, S. H. Yang, B. Falsafi, K. Roy, T. N. Vijaykumar, Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-submicron Cache Memories, Proceedings of the International Symposium on Low Power Electronics and Design, pp. 90-95 (2000)."},{"key":"11_CR12_11","doi-asserted-by":"crossref","unstructured":"K. Flautner, N. S. Kim, S. Martin, D. Blaauw, T. Mudge, Drowsy Caches: Simple Techniques for Reducing Leakage Power, Proceedings of the International Symposium on Computer Architecture, pp. 148-157 (2002).","DOI":"10.1145\/545214.545232"},{"key":"11_CR13_11","unstructured":"S. Wilton, N. Jouppi, An Enhanced Access and Cycle Time Model for On-Chip Caches (1993); http:\/\/www.hpl.hp.com\/techreports\/Compaq-DEC\/WRL-93-5.pdf ."},{"key":"11_CR14_11","unstructured":"NC State University Cadence Tool Information; http:\/\/www.cadence.ncsu.edu ."},{"key":"11_CR15_11","unstructured":"Berkeley Predictive Technology Model (BPTM); http:\/\/www.eas.asu.edu\/\u223cptm\/ ."},{"key":"11_CR16_11","volume-title":"Synthesis and Optimization of Digital Circuits","author":"G. De Micheli","year":"1994","unstructured":"G. De Micheli, Synthesis and Optimization of Digital Circuits (McGraw-Hill Inc., USA, 1994)."}],"container-title":["IFIP International Federation for Information Proc","Vlsi-Soc: From Systems To Silicon"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-73661-7_11.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T23:05:43Z","timestamp":1737414343000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-73661-7_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9780387736600"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-73661-7_11","relation":{},"subject":[]}}