{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T23:40:02Z","timestamp":1737416402373,"version":"3.33.0"},"publisher-location":"Boston, MA","reference-count":16,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387736600"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-0-387-73661-7_12","type":"book-chapter","created":{"date-parts":[[2007,9,11]],"date-time":"2007-09-11T00:22:03Z","timestamp":1189470123000},"page":"179-194","source":"Crossref","is-referenced-by-count":7,"title":["Modeling the Traffic Effect for the Application Cores Mapping Problem onto NoCs"],"prefix":"10.1007","author":[{"given":"C\u00e9sar A. M.","family":"Marcon","sequence":"first","affiliation":[]},{"given":"Jos\u00e9 C. S.","family":"Palma","sequence":"additional","affiliation":[]},{"given":"Ney L. V.","family":"Calazans","sequence":"additional","affiliation":[]},{"given":"Fernando G.","family":"Moraes","sequence":"additional","affiliation":[]},{"given":"Altamiro A.","family":"Susin","sequence":"additional","affiliation":[]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"12_CR1_12","doi-asserted-by":"crossref","unstructured":"R. Ho and K. Mai and M. A. Horowitz. The future of wires. Proceedings of the IEEE, vol. 89 no. 4, pp. 490-504, Apr. 2001.","DOI":"10.1109\/5.920580"},{"key":"12_CR2_12","doi-asserted-by":"crossref","unstructured":"A. Iyer and D. Marculescu. Power and performance evaluation of globally asynchronous locally synchronous processors. In: 29th Annual International Symposium on Computer Architecture (ISCA), pp. 158-168, May 2002.","DOI":"10.1109\/ISCA.2002.1003573"},{"key":"12_CR3_12","doi-asserted-by":"crossref","unstructured":"W. Dally and B. Towles. Route packets, not wires: on-chip interconnection networks. In: Design Automation Conference (DAC), pp. 684-689, Jun. 2001.","DOI":"10.1109\/DAC.2001.935594"},{"key":"12_CR4_12","doi-asserted-by":"crossref","unstructured":"J. Hu and R. Marculescu. Energy-aware mapping for tile-based NoC architectures under performance constraints. In: Asia Pacific Design Automation Conference (ASP-DAC), pp. 233-239, Jan. 2003.","DOI":"10.1145\/1119772.1119818"},{"key":"12_CR5_12","doi-asserted-by":"crossref","unstructured":"S. Murali and G. De Micheli. Bandwidth-constrained mapping of cores onto NoC architectures. In: Design, Automation and Test in Europe (DATE), pp. 896-901, Feb. 2004.","DOI":"10.1109\/DATE.2004.1269002"},{"key":"12_CR6_12","doi-asserted-by":"crossref","unstructured":"C. Marcon, A. Borin, A. Susin, L. Carro and F. Wagner. Time and Energy Efficient Mapping of Embedded Applications onto NoCs. In: Asia Pacific Design Automation Conference (ASP-DAC), pp. 33-38, Jan. 2005.","DOI":"10.1145\/1120725.1120738"},{"key":"12_CR7_12","doi-asserted-by":"crossref","unstructured":"T. Ye; L. Benini and G. De Micheli. Analysis of power consumption on switch fabrics in network routers. DAC, pp.524-529, Jun. 2002.","DOI":"10.1145\/514049.514051"},{"key":"12_CR8_12","doi-asserted-by":"crossref","unstructured":"C. Marcon; N. Calazans, F. Moraes; A. Susin L. Reis and F. Hessel. Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique. In: Design, Automation and Test in Europe (DATE), pp. 502-507, Mar. 2005.","DOI":"10.1109\/DATE.2005.149"},{"issue":"2-3","key":"12_CR9_12","doi-asserted-by":"publisher","first-page":"81","DOI":"10.1016\/j.sysarc.2003.07.005","volume":"50","author":"T. Ye;","year":"2004","unstructured":"T. Ye; L. Benini and G. De Micheli. Packetization and routing analysis of on-chip multiprocessor networks. Journal of Systems Architecture (JSA), vol. 50, issues 2-3, pp. 81-104, Feb. 2004.","journal-title":"Journal of Systems Architecture (JSA)"},{"key":"12_CR10_12","doi-asserted-by":"crossref","unstructured":"N. Eisley; L. Peh. High-Level Power Analysis of On-Chip Networks. In: 7th International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES), Sep. 2004.","DOI":"10.1145\/1023833.1023849"},{"issue":"1","key":"12_CR11_12","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1016\/j.vlsi.2004.03.003","volume":"38","author":"F. Moraes","year":"2004","unstructured":"F. Moraes, N. Calazans, A. Mello, L. M\u00f6ller and L. Ost. HERMES: an infrastructure for low area overhead packet-switching networks on chip. VLSI the Integration Journal, vol. 38, issue 1, pp. 69-93, Oct. 2004.","journal-title":"VLSI the Integration Journal"},{"key":"12_CR12_12","doi-asserted-by":"crossref","unstructured":"L. Ost, A. Mello; J. Palma, F. Moraes, N. Calazans. MAIA -A Framework for Networks on Chip Generation and Verification. In: Asia Pacific Design Automation Conference (ASP-DAC), pp. 49-52, Jan. 2005.","DOI":"10.1109\/ASPDAC.2005.1466128"},{"key":"12_CR13_12","doi-asserted-by":"crossref","unstructured":"R. Dick, D. Rhodes and W. Wolf. TGFF: task graphs for free. In: 6th International Workshop on Hardware\/Software Co-Design (CODES\/CASHE), pp.97-101, Mar. 1998.","DOI":"10.1145\/278241.278309"},{"key":"12_CR14_12","doi-asserted-by":"crossref","unstructured":"E. Van der Tol and E. Jaspers. Mapping of MPEG-4 Decoding on a Flexible Architecture Platform. In: Proceedings of the International Society for Optical Engineering (SPIE), Vol 4674, pp. 1-13, Jan, 2002.","DOI":"10.1117\/12.451067"},{"key":"12_CR15_12","volume-title":"Parallel Computing-Theory and Practice","author":"M. Quinn","year":"1994","unstructured":"M. Quinn. Parallel Computing-Theory and Practice, McGraw-Hill, New-York, 1994."},{"key":"12_CR16_12","volume-title":"Study Guide for Numerical Analysis","author":"R. Burden","year":"2001","unstructured":"R. Burden and J. D. Faires. Study Guide for Numerical Analysis, McGraw-Hill, New York, 2001."}],"container-title":["IFIP International Federation for Information Proc","Vlsi-Soc: From Systems To Silicon"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-73661-7_12.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T23:05:28Z","timestamp":1737414328000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-73661-7_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9780387736600"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-73661-7_12","relation":{},"subject":[]}}