{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:27:05Z","timestamp":1737437225179,"version":"3.33.0"},"publisher-location":"Boston, MA","reference-count":21,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387736600"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-0-387-73661-7_13","type":"book-chapter","created":{"date-parts":[[2007,9,11]],"date-time":"2007-09-11T00:22:03Z","timestamp":1189470123000},"page":"195-207","source":"Crossref","is-referenced-by-count":2,"title":["Modular Asynchronous Network-on-Chip: Application to GALS Systems Rapid Prototyping"],"prefix":"10.1007","author":[{"given":"J\u00e9r\u00f4me","family":"Quartana","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laurent","family":"Fesquet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Renaudin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"13_CR1_13","unstructured":"F. K. G\u00fcrkaynak, S. Oetiker, N. Felber, H. Kaeslin et W. Fichtner, Is there hope for GALS in the future ?, proceedings of the 4th Asynchronous Circuit Design Workshop (ACID 2004), Turku, Finland, June 28-29, 2004."},{"key":"13_CR2_13","unstructured":"J. B. Rigaud, J. Quartana, L. Fesquet et M. Renaudin, Modeling and design of asynchronous priority arbiters for on-chip communication systems, proceedings of the VLSI-SOC'01 Conference on Very Large Scale Integration Systems."},{"key":"13_CR3_13","unstructured":"E. Beign\u00e9, F. Clermidy, P. Vivet, A. Clouard, M. Renaudin, An Asynchronous NOC Architecture Providing Low Latency Service and its Multi-Level Design Flow, 11th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), March 14-16, New York, USA, 2005."},{"key":"13_CR4_13","unstructured":"T. Villiger, H. Kaeslin, F. Gurkaynak, S. Oetiker et W. Fichtner, Self-timed Ring for Globally-Asynchronous Locally-Synchronous Systems, Ninth International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC'03, Vancouver, Canada, May 12-16, 2003."},{"key":"13_CR5_13","doi-asserted-by":"crossref","unstructured":"E. Bolotin, E. Cidon, R. Ginosar et A. Kolodny, QNoC : QoS architecture and design process for network on chip, Journal of Systems Architecture, no. June 2003.","DOI":"10.1016\/j.sysarc.2003.07.004"},{"issue":"5","key":"13_CR6_13","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/MM.2002.1044296","volume":"22","author":"W. J.B. et Bainbridge","year":"2002","unstructured":"W. J. Bainbridge et S. Furber, CHAIN: A Delay Insensitive CHip Area INterconnect, IEEE Micro, vol. 22, no. 5, pp. 16-23, September\/October 2002.","journal-title":"IEEE Micro"},{"key":"13_CR7_13","unstructured":"W. O. Lovett, CHip Area Network Simulation, Master of Science, University of Manchester, 2002."},{"key":"13_CR8_13","unstructured":"T. Q. Ho, J. B. Rigaud, M. Renaudin, L. Fesquet et R. Rolland, Implementing Asynchronous Circuits on LUT Based FPGAs, Proceedings of the Field-Programmable Logic and Applications, Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications Conference, FPL 2002, Montpellier, France, September 2-4, 2002."},{"key":"13_CR9_13","unstructured":"J. Quartana, S. Renane, A. Baixas, L. Fesquet, M. Renaudin, GALS Systems Prototyping using Multiclock FPGAs and Asynchronous Network-on-Chips, 15th Field-Programmable Logic and Applications Conference (FPL'05), August 24-26, Tampere, Finland."},{"key":"13_CR10_13","unstructured":"A.J. Martin, Programming in VLSI: from communicating processes to delay-insensitive circuits, in C.A.R. Hoare, editor, Developments in Concurrency and Communication, UT Year of Programming Series, 1990, Addison-Wesley, p. 1-64."},{"key":"13_CR11_13","unstructured":"Anh Vu Dinh Duc, Laurent Fesquet, Marc Renaudin, Synthesis of QDI Asynchronous Circuits from DTL-style Petri-Net IWLS-02, 11th IEEE\/ACM International Workshop on Logic & Synthesis, New Orleans, Louisiana, 2002."},{"key":"13_CR12_13","unstructured":"A.V. Dinh Duc, J.B. Rigaud, A. Rezzag, A. Sirianni, J. Fragoso, L. Fesquet, M. Renaudin, TAST CAD Tools: Tutorial, tutorial given at the International Symposium on Advanced Research in Asynchronous Circuits and Systems ASYNC'02, Manchester, UK, April 8-11, 2002, and at the ACiD Summer School on \u201cAsynchronous circuits design\u201d, Grenoble, France, July 15-19, 2002. TIMA internal report ISRN:TIMA-RR-02\/07\/01\u2014FR, http:\/\/tima.imag.fr\/cis ."},{"key":"13_CR13_13","doi-asserted-by":"crossref","unstructured":"Ph. Maurine, J.B. Rigaud, F. Bouesse, G. Sicard, M. Renaudin, Static Implementation of QDI asynchronous primitives, PATMOS'03 -13t h International Workshop on Power and Timing Modeling, Optimization and Simulation. Torino, Italy, September 10-12, 2003.","DOI":"10.1007\/978-3-540-39762-5_20"},{"key":"13_CR14_13","unstructured":"R. Ginosar, Synchronization and Arbitration, Proceedings of the ACiD Summer School on Asynchronous Circuit Design, Grenoble, France, July 15-19 2002."},{"key":"13_CR15_13","unstructured":"Y. Semiat et R. Ginosar, Timing Measurements of Synchronization Circuits, Ninth International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC'03, Vancouver, Canada, May 12-16 , 2003."},{"key":"13_CR16_13","unstructured":"R. Ginosar, Fourteen ways to fool your Synchronizer, Proceedings of the Ninth International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC'03, Vancouver, Canada, May 12-16 , 2003."},{"key":"13_CR17_13","doi-asserted-by":"crossref","unstructured":"T. Chelcea et S. M. Nowick, Robust Interfaces for Mixed-Timing Systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 8, 2004.","DOI":"10.1109\/TVLSI.2004.831476"},{"key":"13_CR18_13","unstructured":"R. Ho, J. Gainsley et R. Drost, Long wires and asynchronous control, Proceedings of the Asynch'04, 2004."},{"key":"13_CR19_13","doi-asserted-by":"crossref","unstructured":"A. Bystrov, D. J. Kinniment, A. Yakovlev, Priority Arbiters, in International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC), Eilat, Israel, April 2000, pp. 128-137.","DOI":"10.1109\/ASYNC.2000.836990"},{"issue":"5","key":"13_CR20_13","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1109\/MM.2002.1044298","volume":"22","author":"F. Karim","year":"2001","unstructured":"F. Karim, A. Nguyen et S. Dey, An Interconnect Architecture for Networking Systems on Chips, IEEE Micro, vol. 22, no. 5, pp. 36-45, September\/October 2002. Integration, Montpellier, France, 3-5 Dec. 2001.","journal-title":"IEEE Micro"},{"key":"13_CR21_13","unstructured":"C. Piguet, M. Renaudin, T. Omn\u00e9s Low-power systems on chips (SOCs), Proceedings of the DATE Conference, Munich, Germany, 2001."}],"container-title":["IFIP International Federation for Information Proc","Vlsi-Soc: From Systems To Silicon"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-73661-7_13.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T23:06:15Z","timestamp":1737414375000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-73661-7_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9780387736600"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-73661-7_13","relation":{},"subject":[]}}