{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:27:05Z","timestamp":1737437225141,"version":"3.33.0"},"publisher-location":"Boston, MA","reference-count":22,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387736600"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-0-387-73661-7_15","type":"book-chapter","created":{"date-parts":[[2007,9,11]],"date-time":"2007-09-11T00:22:03Z","timestamp":1189470123000},"page":"221-244","source":"Crossref","is-referenced-by-count":0,"title":["Combined Test Data Selection and Scheduling for Test Quality Optimization under ATE Memory Depth Constraint"],"prefix":"10.1007","author":[{"given":"Erik","family":"Larsson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stina","family":"Edbom","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"3","key":"15_CR238_15","doi-asserted-by":"publisher","first-page":"355","DOI":"10.1109\/43.913754","volume":"20","author":"Chandra","year":"2001","unstructured":"Chandra and K. Chakrabarty, \u201cSystem-on-a-Chip Test Data Compression and Decompression Architectures Based on Golomb Codes\u201d, Transactions on CAD of IC and Systems, pp. 355-367, Vol. 20, No. 3, 2001.","journal-title":"Transactions on CAD of IC and Systems"},{"key":"15_CR239_15","doi-asserted-by":"crossref","unstructured":"Chandra and K. Chakrabarty, \u201cFrequency -Directed-Run-Length (FDR) Codes with Application to System-on-a-Chip Test Data Compression\u201d, Proceedings of VLSI Test Symposium (VTS), pp. 42-47, 2001.","DOI":"10.1007\/978-1-4615-1113-7_8"},{"key":"15_CR240_15","unstructured":"G. Blom, \u201cSannolikhetsteori och statistikteori med till\u0160 mpningar\u201d, Studentlitteratur, 1989."},{"key":"15_CR241_15","doi-asserted-by":"crossref","unstructured":"S. Edbom and E. Larsson, \u201cAn Integrated Technique for Test Vector Selection and Test Scheduling under Test Time Constraint\u201d, Proceedings of Asian Test Symposium (ATS), pp. 254-257, 2004.","DOI":"10.1109\/ATS.2004.24"},{"key":"15_CR242_15","unstructured":"S. K. Goel, K. Chiu, E. J. Marinissen, T. Nguyen, and S. Oostdijk, \u201cTest Infrastructure Design for the NexperiaTMHome Platform PNX8550 System Chip\u201d, Proceedings of Design, Automation and Test in Europe Conference (DATE), pp. 1530-1591, Paris, France, 2004."},{"key":"15_CR243_15","doi-asserted-by":"crossref","unstructured":"P. Harrod, \u201cTesting reusable IP-a case study\u201d, Proceedings of International Test Conference (ITC), pp. 493-498, Atlantic City, NJ, USA, 1999.","DOI":"10.1109\/TEST.1999.805772"},{"key":"15_CR244_15","doi-asserted-by":"crossref","unstructured":"S. D. Huss and R. S. Gyurcsik, \u201cOptimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time\u201d, Proceedings of Design Automation Conference (DAC), pp. 494-499, 1991.","DOI":"10.1145\/127601.127718"},{"key":"15_CR245_15","doi-asserted-by":"crossref","unstructured":"H. Ichihara, A. Ogawa, T. Inoue, and A. Tamura, \u201cDynamic Test Compression Using Statistical Coding\u201d, Proceedings of Asian Test Symposium (ATS), pp. 143-148, Kyoto, Japan, November 2001.","DOI":"10.1109\/ATS.2001.990273"},{"key":"15_CR246_15","first-page":"1023","volume-title":"Proceedings of International Test Conference (ITC)","author":"V. Iyengar","year":"2001","unstructured":"V. Iyengar, K. Chakrabarty, and E. J. Marinissen, \u201cTest wrapper and test access mechanism co-optimization for system-on-chip\u201d, Proceedings of International Test Conference (ITC), pp. 1023-1032, Baltimore, MD, USA, 2001."},{"key":"15_CR247_15","doi-asserted-by":"crossref","unstructured":"V. Iyengar, K. Chakrabarty, and B. Murray, \u201cBuilt-In Self-Testing of Sequential Corcuits Using Precomputed Test Sets\u201d, Proceedings of VLSI Test Symposium (VTS), pp. 418-423, 1998.","DOI":"10.1109\/VTEST.1998.670900"},{"key":"15_CR248_15","doi-asserted-by":"crossref","unstructured":"V. Iyengar, S. K. Goel, E. J. Marinissen, and K. Chakrabarty, \u201cTest resource optimization for multi-site testing of SOCs under ATE memory depth constraints\u201d, Proceedings of International Test Conference (ITC), pp. 1159-1168, Baltimore, USA, October 2002.","DOI":"10.1109\/TEST.2002.1041874"},{"issue":"3","key":"15_CR249_15","doi-asserted-by":"publisher","first-page":"427","DOI":"10.1109\/92.929577","volume":"9","author":"W. J. Jiang","year":"2001","unstructured":"W. J. Jiang and B. Vinnakota, \u201cDefect-Oriented Test Scheduling\u201d, Transactions on Very-Large Scale Integration (VLSI) Systems, Vol. 9, No. 3, pp. 427-438, June 2001.","journal-title":"Transactions on Very-Large Scale Integration (VLSI) Systems"},{"key":"15_CR250_15","doi-asserted-by":"crossref","unstructured":"S. Koranne, \u201cOn Test Scheduling for Core-Based SOCs\u201d, Proceedings of International Conference on VLSI Design (VLSID), pp. 505-510, Bangalore, India, January 2002.","DOI":"10.1109\/ASPDAC.2002.994970"},{"key":"15_CR251_15","doi-asserted-by":"publisher","first-page":"359","DOI":"10.1109\/VTEST.2004.1299265","volume-title":"Proceedings of VLSI Test Symposium (VTS)","author":"E. Larsson","year":"2004","unstructured":"E. Larsson, J. Pouget, and Z. Peng, \u201cDefect-Aware SOC Test Scheduling\u201c, Proceedings of VLSI Test Symposium (VTS), Napa Valley, CA, USA, pp. 359-364, April 2004."},{"key":"15_CR252_15","doi-asserted-by":"crossref","unstructured":"T.L. McLaurin and J.C. Potter, \u201cOn-the-Shelf Core Pattern Methodology for ColdFire(R) Microprocessor Cores\u201d, Proceedings of International Test Conference (ITC), pp. 1100-1107, 2000.","DOI":"10.1109\/TEST.2000.894323"},{"key":"15_CR253_15","doi-asserted-by":"crossref","unstructured":"E. J. Marinissen, R. Arendsen, G. Bos, H. Dingemanse, M. Lousberg, and C. Wouters, \u201cA structured and scalable mechanism for test access to embedded reusable cores\u201d, Proceedings of International Test Conference (ITC), pp. 284-293, Washington, DC, USA, October 1998.","DOI":"10.1109\/TEST.1998.743166"},{"key":"15_CR254_15","doi-asserted-by":"crossref","unstructured":"E. J. Marinissen, V. Iyengar, and K. Chakrabarty, \u201cA Set of Benchmarks for Modular Testing of SOCs\u201d, Proceedings of International Test Conference (ITC), pp. 519-528, Baltimore, MD, USA, October 2002.","DOI":"10.1109\/TEST.2002.1041802"},{"issue":"6","key":"15_CR255_15","doi-asserted-by":"publisher","first-page":"796","DOI":"10.1109\/43.285252","volume":"13","author":"L. Milor","year":"1994","unstructured":"L. Milor and A. L. Sangiovanni-Vincentelli, \u201cMinimizing Production Test Time to Detect Faults in Analog Circuits\u201d, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems., Vol. 13, No. 6, pp 796-, June 1994.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems."},{"key":"15_CR256_15","doi-asserted-by":"crossref","unstructured":"P. Varma and S. Bhatia, \u201cA Structured Test Re-Use Methodology for Core-based System Chips\u201d, Proceedings of International Test Conference (ITC), pp. 294-302, Washington, DC, USA, October 1998.","DOI":"10.1109\/TEST.1998.743167"},{"key":"15_CR257_15","doi-asserted-by":"crossref","unstructured":"E. H. Volkerink, A. Khoche, and S. Mitra, \u201cPacket-based Input Test Data Compression Techniques\u201d, Proceedings of International Test Conference (ITC), pp. 154-163, Baltimore, MD, USA, October 2002.","DOI":"10.1109\/TEST.2002.1041756"},{"key":"15_CR258_15","doi-asserted-by":"crossref","unstructured":"H. Vranken, F. Hapke, S. Rogge, D. Chindamo, and E. Volkrink, \u201cATPG Padding And ATE Vector Repeat Per Port For Reducing Test Data Volume\u201d, Proceedings of International Test Conference (ITC), pp. 1069-1078, Charlotte, NC, USA, 2003.","DOI":"10.1109\/TEST.2003.1271095"},{"key":"15_CR259_15","unstructured":"E. Larsson and S. Edbom, \u201cCombined Test Data Selection and Scheduling for Test Quality Optimization under ATE Memory Depth Constraint\u201d, pp. 429-434, IFIP VLSISOC 2005, Perth, Australia, October 17-19, 2005."}],"container-title":["IFIP International Federation for Information Proc","Vlsi-Soc: From Systems To Silicon"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-73661-7_15.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T23:05:29Z","timestamp":1737414329000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-73661-7_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9780387736600"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-73661-7_15","relation":{},"subject":[]}}