{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:27:05Z","timestamp":1737437225022,"version":"3.33.0"},"publisher-location":"Boston, MA","reference-count":15,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387736600"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-0-387-73661-7_18","type":"book-chapter","created":{"date-parts":[[2007,9,11]],"date-time":"2007-09-11T00:22:03Z","timestamp":1189470123000},"page":"283-297","source":"Crossref","is-referenced-by-count":0,"title":["On The Design of A Dynamically Reconfigurable Function-Unit for Error Detection and Correction"],"prefix":"10.1007","author":[{"given":"Thilo","family":"Pionteck","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Stiefmeier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thorsten","family":"Staake","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manfred","family":"Glesner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"18_CR1_18","unstructured":"Advanced Encryption Standard (AES), November 2001. Federal Information Processing Standards Publication 197."},{"key":"18_CR2_18","doi-asserted-by":"crossref","unstructured":"Hyunman Chang and Myung H. Sunwoo. Design of an Area Efficient Reed-Solomon Decoder ASIC Chip. IEEE Workshop on Signal Processing Systems, pages 578-585, October 1999.","DOI":"10.1109\/SIPS.1999.822364"},{"key":"18_CR3_18","unstructured":"J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, 1996."},{"key":"18_CR4_18","doi-asserted-by":"crossref","unstructured":"Yuh-Tsuen Horng and Shyue-Win Wei. Fast Inverters and Dividers for Finite Field GF (2m ). IEEE Asia-Pacific Conference on Circuits and Systems, pages 206-211, December 1994.","DOI":"10.1109\/APCCAS.1994.514550"},{"key":"18_CR5_18","doi-asserted-by":"crossref","unstructured":"Huai-Yi Hsu and An-Yeu Wu. VLSI Design of a Reconfigurable Multi-mode Reed-Solomon Codec for High-Speed Communication Systems. Proceedings of the IEEE Asia-Pacific Conference on ASIC, pages 359-362, August 2002.","DOI":"10.1109\/APASIC.2002.1031606"},{"key":"18_CR6_18","first-page":"249","volume-title":"NCA '03: Proceedings of the Second IEEE International Symposium on Network Computing and Applications","author":"Jangeun Jun","year":"2003","unstructured":"Jangeun Jun, Pushkin Peddabachagari, and Mihail Sichitiu. Theoretical Maxi-mum Throughput of IEEE 802.11 and its Applications. In NCA '03: Proceedings of the Second IEEE International Symposium on Network Computing and Applications, page 249, Washington, DC, USA, 2003. IEEE Computer Society."},{"key":"18_CR7_18","first-page":"808","volume":"2","author":"D.-S. Kim","year":"1999","unstructured":"Dong-Sun Kim, Jong-Chan Choi, and Duck-Ji Chung. Implementation of High-Speed Reed-Solomon Decoder. 42nd Midwest Symposium on Circuits and Systems, 2:808-812, August 1999.","journal-title":"42nd Midwest Symposium on Circuits and Systems"},{"key":"18_CR8_18","doi-asserted-by":"crossref","unstructured":"P. Kitos, G. Theodoridis, and O. Koufopavlou. An efficient reconfigurable mul-tiplier architecture for Galois field GF (2m ). Microelectronics Journal, 34(11), November 2003. Elsevier.","DOI":"10.1016\/S0026-2692(03)00172-1"},{"key":"18_CR9_18","first-page":"705","volume":"5","author":"H. Lee","year":"2000","unstructured":"Hanho Lee, Meng-Lin Yu, and Leilei Song. VLSI Design of Reed-Solomon Decoder Architectures. Proceedings of the IEEE International Symposium on Circuits and Systems, 5:705-708, May 2000.","journal-title":"Proceedings of the IEEE International Symposium on Circuits and Systems"},{"key":"18_CR10_18","doi-asserted-by":"crossref","unstructured":"Edoardo D. Mastrovito. VLSI Designs for Multiplication over Finite Fields GF (2m ). In AAECC-6: Proceedings of the 6th International Conference, on Applied Algebra, Algebraic Algorithms and Error-Correcting Codes, pages 297-309, London, UK, 1989. Springer-Verlag.","DOI":"10.1007\/3-540-51083-4_67"},{"key":"18_CR11_18","doi-asserted-by":"crossref","first-page":"1813","DOI":"10.1109\/ICC.2002.997161","volume":"3","author":"H Michael Ji","year":"2002","unstructured":"H. Michael Ji and Earl Killian. Fast Parallel CRC Algorithm and Implementation on a Configurable Processor. IEEE International Conference on Communications, 3:1813-1817, April 2002.","journal-title":"IEEE International Conference on Communications"},{"key":"18_CR12_18","doi-asserted-by":"crossref","unstructured":"Christof Paar and Martin Rosner. Comparison of Arithmetic Architectures for Reed-Solomon Decoders in Reconfigurable Hardware. In Kenneth L. Pocek and Jeffrey Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Ma-chines, pages 219-225, Los Alamitos, CA, April. IEEE Computer Society Press.","DOI":"10.1109\/FPGA.1997.624622"},{"key":"18_CR13_18","doi-asserted-by":"crossref","unstructured":"Thilo Pionteck, Thorsten Staake, Thomas Stiefmeier, Lukusa D. Kabulepa, and Manfred Glesner. Design of a Reconfigurable AES Encryption\/Decryption Engine for Mobile Terminals. Proceedings of the 2004 IEEE International Symposium on Circuits and Systems, 2:545-548, May 2004.","DOI":"10.1109\/ISCAS.2004.1329329"},{"issue":"4","key":"18_CR14_18","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/40.7773","volume":"8","author":"V. Tenkasi","year":"1988","unstructured":"Tenkasi V. Ramabadran and Sunil S. Gaitonde. A Tutorial on CRC Computa-tions. IEEE Micro, 8(4):62-75, July 1988.","journal-title":"IEEE Micro"},{"key":"18_CR15_18","doi-asserted-by":"crossref","unstructured":"Sourav Roy, Wolfgang Wilhelm Martin B\u00fccker, and B.S. Panwar. Reconfigurable Hardware Accelerator for a Universal Reed Solomon Codec. Proceedings of 1st IEEE International Conference on Circuit and Systems for Communication, pages 158-161, June 2002.","DOI":"10.1109\/OCCSC.2002.1029069"}],"container-title":["IFIP International Federation for Information Proc","Vlsi-Soc: From Systems To Silicon"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-73661-7_18.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T23:05:35Z","timestamp":1737414335000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-73661-7_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9780387736600"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-73661-7_18","relation":{},"subject":[]}}