{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:28:29Z","timestamp":1737437309818,"version":"3.33.0"},"publisher-location":"Boston, MA","reference-count":12,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387736600"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-0-387-73661-7_21","type":"book-chapter","created":{"date-parts":[[2007,9,11]],"date-time":"2007-09-11T00:22:03Z","timestamp":1189470123000},"page":"331-344","source":"Crossref","is-referenced-by-count":0,"title":["A Transistor Placement Technique Using Genetic Algorithm and Analytical Programming"],"prefix":"10.1007","author":[{"given":"Cristiano","family":"Lazzari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lorena","family":"Anghel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"21_CR1_21","doi-asserted-by":"crossref","unstructured":"M. Guruswamy, R. L. Maziasz, D. Dulitz, S. Raman, V. Chiluvuri, A. Fernandez, and L. G. Jones. CELLERITY: A fully automatic layout synthesis system for standard cell libraries. In Proceedings of the 34th Design Automation Conference, pages 327-332, 1997.","DOI":"10.1109\/DAC.1997.597167"},{"key":"21_CR2_21","doi-asserted-by":"crossref","unstructured":"S. Askar and M. Ciesielski. Analytical approach to custom datapath design. In IEEE\/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, pages 98-101, 1999.","DOI":"10.1109\/ICCAD.1999.810629"},{"key":"21_CR3_21","doi-asserted-by":"publisher","first-page":"1480","DOI":"10.1109\/TCAD.2002.804376","volume":"12","author":"M. Ciesielski","year":"2002","unstructured":"M. Ciesielski, S. Askar, and S. Levitin. Analytical approach to layout generation of datapath cells. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, number 12, pages 1480-1488, Dec 2002.","journal-title":"In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"21_CR4_21","unstructured":"F. Mo, A. Tabbara, and R. Brayton. A force-directed macro-cell placer. In IEEE\/ACM International Conference on Computer Aided Design, ICCAD-2000, pages 177-180, 2000."},{"key":"21_CR5_21","doi-asserted-by":"crossref","unstructured":"S.-W. Hur, T. Cao, K. Rajagopal, Y. Parasuram, A. Chowdhary, V. Tiourin, and B. Halpin. Force directed mongrel with physical net constraints. In Proceedings on the Design Automation Conference, pages 214-219, 2003.","DOI":"10.1145\/775832.775888"},{"key":"21_CR6_21","doi-asserted-by":"crossref","unstructured":"J. Kleinhans, G. Sigl, F. Johannes, and K. Antreich. Gordian: Vlsi placement by quadratic programming and slicing optimization. In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, volume 10, pages 356-365, March 1991.","DOI":"10.1109\/43.67789"},{"key":"21_CR7_21","doi-asserted-by":"crossref","unstructured":"N. Viswanathan and C. C.-N. Chu. Fastplace: efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model. In Proceedings of the 2004 international symposium on Physical design, pages 26-33, 2004.","DOI":"10.1145\/981066.981072"},{"key":"21_CR8_21","doi-asserted-by":"crossref","unstructured":"C. Sechen. Chip-planning, placement, and global routing of macro\/custom cell integrated circuits using simulated annealing. In 25th ACM\/IEEE Proceedings of the Design Auto-maion Conferenc, pages 73-80, 1988.","DOI":"10.1109\/DAC.1988.14737"},{"key":"21_CR9_21","doi-asserted-by":"crossref","unstructured":"A. Bahuman, B. Bishop, and K. Rasheed. Automated synthesis of standard cells using genetic algorithms. In Proceedings on the IEEE Computer Society Annual Symposium on VLSI, pages 126-133, 2002.","DOI":"10.1109\/ISVLSI.2002.1016888"},{"key":"21_CR10_21","unstructured":"C. Lazzari, C. V. Domingues, J. L. G\u00fcntzel, and R. A. L. Reis. A new macro-cell generation strategy for three metal layer cmos technologies. In Proceedings of the VLSI-Soc, pages 143-147, Darmstadt, Germany, 2003."},{"key":"21_CR11_21","unstructured":"R. Fourer, D. M. Gay, and B. W. Kernighan. AMPL -A Modeling Language For Mathematical Programming. Duxbury Press \/ Brooks\/Cole Publishing Company, 2002."},{"key":"21_CR12_21","unstructured":"MINOS -Linear and Non Linear Problems Solver. Stanford Business Software, Inc., 2005."}],"container-title":["IFIP International Federation for Information Proc","Vlsi-Soc: From Systems To Silicon"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-73661-7_21.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T23:05:32Z","timestamp":1737414332000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-73661-7_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9780387736600"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-73661-7_21","relation":{},"subject":[]}}