{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:59:51Z","timestamp":1725490791568},"publisher-location":"Boston, MA","reference-count":20,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387736600"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-0-387-73661-7_5","type":"book-chapter","created":{"date-parts":[[2007,9,11]],"date-time":"2007-09-11T00:22:03Z","timestamp":1189470123000},"page":"55-69","source":"Crossref","is-referenced-by-count":8,"title":["Technology Mapping for Area Optimized Quasi Delay Insensitive Circuits"],"prefix":"10.1007","author":[{"given":"Bertrand","family":"Folco","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivian","family":"Br\u00e9gier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laurent","family":"Fesquet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Renaudin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"1-2","key":"5_CR1_5","doi-asserted-by":"publisher","first-page":"133","DOI":"10.1016\/S0167-9317(00)80065-9","volume":"54","author":"M. Renaudin","year":"2000","unstructured":"Renaudin, M., Asynchronous circuits and systems: a promising design alternative. Microelectronic Engineering, 2000. 54(1-2): p. 133-149.","journal-title":"Microelectronic Engineering"},{"key":"5_CR2_5","volume-title":"11th IEEE\/ACM International Workshop on Logic & Synthesis","author":"A.V. Dinh Duc","year":"2002","unstructured":"Dinh Duc, A.V., L. Fesquet, and M. Renaudin. Synthesis of QDI Asynchronous Circuits from DTL-style Petri Net. in 11th IEEE\/ACM International Workshop on Logic & Synthesis. 2002. New Orleans, Louisiana."},{"key":"5_CR3_5","volume-title":"TAST CAD Tools","author":"A.V. Dinh Duc","year":"2002","unstructured":"Dinh Duc, A.V., et al. TAST CAD Tools. in ACiD-WG workshop. 2002. Munich, Germany."},{"key":"5_CR4_5","doi-asserted-by":"crossref","unstructured":"Martin, A.J., The Limitations to Delay-Insensitivity in Asynchronous Circuits, in Advanced Research in VLSI, W.J. Dally, Editor. 1990, MIT Press. p. 263-278.","DOI":"10.21236\/ADA447737"},{"key":"5_CR5_5","unstructured":"Manohar, R., T.K. Lee, and A.J. Martin. Projection: A Synthesis Technique for Concurrent Systems. in The 5th IEEE International Symposium on Asynchronous Circuits and Systems. 1999."},{"key":"5_CR6_5","unstructured":"Toms, W.B. QDI Implementation of Boolean Graphs. in 14th UK Asynchronous Forum. 2003."},{"key":"5_CR7_5","doi-asserted-by":"crossref","unstructured":"Burns, S.M., General Condition for the Decomposition of State Holding Elements, in Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems. 1996, IEEE Computer Society Press.","DOI":"10.1109\/ASYNC.1996.494437"},{"key":"5_CR8_5","doi-asserted-by":"crossref","unstructured":"Lemberski, I. and M.B. Josephs. Optimal Two-Level Delay-Insensitive Implementation of Logic Functions. in PATMOS. 2002. Spain.","DOI":"10.1007\/3-540-45716-X_10"},{"key":"5_CR9_5","unstructured":"Nielsen, C.D. Evaluation of Function Blocks for Asynchronous Design. in eurodac. 1994: icsp."},{"key":"5_CR10_5","doi-asserted-by":"crossref","unstructured":"Martin, A.J., The Limitations to Delay-Insensitivity in Asynchronous Circuits, in Advanced Research in VLSI, W.J. Dally, Editor. 1990, MIT Press. p. 263-278.","DOI":"10.21236\/ADA447737"},{"key":"5_CR11_5","unstructured":"Bregier, V., et al. Modeling and Synthesis of multi-rail multi-protocol QDI circuits. in International Workshop on Logic Synthesis. 2004."},{"issue":"1-2","key":"5_CR12_5","first-page":"9","volume":"4","author":"T. Kam","year":"1998","unstructured":"Kam, T., et al. Multi-valued decision diagrams: Theory and applications. International Journal on Multiple-Valued Logic, 1998. 4(1-2): p. 9-24.","journal-title":"International Journal on Multiple-Valued Logic"},{"key":"5_CR13_5","unstructured":"Dreschler, R. and B. Becker, Binary Decision Diagrams, Theory and Implementation. Kluwer Academic Publishers ed. 1998: Kluwer Academic Publishers."},{"key":"5_CR14_5","doi-asserted-by":"crossref","unstructured":"Maurine, P., et al. Static Implementation of QDI Asynchronous Primitives. in PATMOS: 13th International Workshop on Power and Timing Modeling, Optimization and Simulation. 2003.","DOI":"10.1007\/978-3-540-39762-5_20"},{"key":"5_CR15_5","doi-asserted-by":"crossref","unstructured":"Keutzer, K. DAGON: technology binding and local optimization by DAG matching. in Proceedings of the 24th ACM\/IEEE conference on Design automation. 1987. Miami Beach, Florida, United States.","DOI":"10.1145\/37888.37940"},{"key":"5_CR16_5","doi-asserted-by":"crossref","unstructured":"Zhao, M. and S.S. Sapatnekar. A new structural pattern matching algorithm for technology mapping. in The 38th Conference on Design Automation. 2001. Las Vegas, Nevada, United States.","DOI":"10.1145\/378239.378526"},{"key":"5_CR17_5","doi-asserted-by":"crossref","unstructured":"Matsunaga, Y. On Accelerating Pattern Matching for Technology Mapping. in International Conference on Computer Aided Design. 1998. San Jose, California, United States.","DOI":"10.1145\/288548.288587"},{"key":"5_CR18_5","doi-asserted-by":"crossref","unstructured":"Cortadella, J., et al. Decomposition and technology mapping of speed-independent circuits using Boolean relations. in Proc. International Conf. Computer-Aided Design (ICCAD). 1997.","DOI":"10.1109\/ICCAD.1997.643524"},{"key":"5_CR19_5","doi-asserted-by":"crossref","unstructured":"Myers, C.J., P.A. Beerel, and T.H.-Y. Meng, Technology Mapping of Timed Circuits, in Asynchronous Design Methodologies. 1995, Elsevier Science Publishers. p. 138-147.","DOI":"10.1109\/WCADM.1995.514651"},{"key":"5_CR20_5","unstructured":"Siegel, P.S.K., Automatic Technology Mapping for Asynchronous Designs. 1995, Stanford University."}],"container-title":["IFIP International Federation for Information Proc","Vlsi-Soc: From Systems To Silicon"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-73661-7_5.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,29]],"date-time":"2021-04-29T04:15:16Z","timestamp":1619669716000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-73661-7_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9780387736600"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-73661-7_5","relation":{},"subject":[]}}