{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T23:40:43Z","timestamp":1737416443758,"version":"3.33.0"},"publisher-location":"Boston, MA","reference-count":13,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387736600"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-0-387-73661-7_8","type":"book-chapter","created":{"date-parts":[[2007,9,11]],"date-time":"2007-09-11T00:22:03Z","timestamp":1189470123000},"page":"111-125","source":"Crossref","is-referenced-by-count":1,"title":["A Methodology for Reliability Enhancement of Nanometer-Scale Digital Systems Based on a-priori Functional Fault- Tolerance Analysis"],"prefix":"10.1007","author":[{"given":"Milos","family":"Stanisavljevic","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandre","family":"Schmid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"8_CR1_8","doi-asserted-by":"crossref","unstructured":"S. Roy and V. Beiu, Multiplexing Schemes for Cost-Effective Fault-Tolerance, 4th IEEE Con S. ference on Nanotechnology (IEEE-NANO), pp. 589-592, August 2004.","DOI":"10.1109\/NANO.2004.1392429"},{"key":"8_CR2_8","doi-asserted-by":"crossref","unstructured":"J. von Neumann, Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components, Automata Studies, Princeton University Press, 1956.","DOI":"10.1515\/9781400882618-003"},{"issue":"11","key":"8_CR3_8","doi-asserted-by":"publisher","first-page":"1156","DOI":"10.1109\/TVLSI.2004.836292","volume":"12","author":"A. Schmid","year":"2004","unstructured":"A. Schmid and Y. Leblebici, Robust Circuit and System Design Methodologies for Nanometer-Scale Devices and Single-Electron Transistor, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 12, No. 11, pp. 1156-1166, November 2004","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"8_CR4_8","doi-asserted-by":"crossref","unstructured":"A. Schmid and Y. Leblebici, Regular Array of Nanometer-Scale Devices Performing Logic Operations with Fault-Tolerance Capability, 4th IEEE Conference on Nanotechnology (IEEENANO), pp. 399-401, August 2004.","DOI":"10.1109\/NANO.2004.1392363"},{"key":"8_CR5_8","doi-asserted-by":"crossref","unstructured":"I. Koren, Z. Koren, Defect Tolerance in VLSI Circuits: Techniques and Yield Analysis, Proc. IEEE, Vol. 86, No. 9, pp. 1819-1836, September 1998.","DOI":"10.1109\/5.705525"},{"key":"8_CR6_8","doi-asserted-by":"crossref","unstructured":"T. Olbrich, J. Perez, I. Grout, A. Richardson, C. Ferrer, Defect-Oriented vs. Schematic-Level Based Fault Simulation for Mixed-Signal ICs, Proc. International Test Conference, pp. 511-520, 1996.","DOI":"10.1109\/TEST.1996.557076"},{"key":"8_CR7_8","doi-asserted-by":"crossref","unstructured":"J. P. Shen, W. Maly. and F. G. Ferguson, Inductive Fault Analysis of MOS Integrated Circuits, Special Issue of IEEE Design and Test of Computers, pp. 11-26, 1985.","DOI":"10.1109\/MDT.1985.294793"},{"key":"8_CR8_8","doi-asserted-by":"crossref","unstructured":"D. Al-Khalili, S. Adham, C. Rozon, M. Hossain, D. Racz, Comprehensive Defect Analysis and Defect Coverage of CMOS Circuits, 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 84-92, 1998.","DOI":"10.1109\/DFTVS.1998.732154"},{"key":"8_CR9_8","doi-asserted-by":"crossref","unstructured":"R. Rodriguez-Montanes et al., Current vs. Logic Testing of gate Oxide Short, Floating Gate Short and Bridging Failures in CMOS, Proc., International Test Conference, pp. 510-519, 1991.","DOI":"10.1109\/TEST.1991.519713"},{"issue":"3","key":"8_CR10_8","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1109\/43.21839","volume":"8","author":"M. Syrzycki","year":"1989","unstructured":"M. Syrzycki, Modeling of Gate Oxide Shorts in MOS Transistors, IEEE Tran., Computer aided Design, Vol. 8, No. 3, pp. 193-202, 1989.","journal-title":"IEEE Tran., Computer aided Design"},{"issue":"19","key":"8_CR11_8","doi-asserted-by":"publisher","first-page":"1593","DOI":"10.1049\/el:19941091","volume":"30","author":"M. Dalpasso","year":"1994","unstructured":"M. Dalpasso, M. Favaili, P. Olivoand J. P. Teixeira, Realistic Testability Estimates for CMOS ICs, Electronic Letters, Vol. 30, No. 19, pp.1593-1595, 1994.","journal-title":"Electronic Letters"},{"key":"8_CR12_8","doi-asserted-by":"crossref","unstructured":"T. M. Storey and W. Maly, CMOS Bridging Faults Detection, Proc., International Test Conference, pp. 1123-1131, 1991.","DOI":"10.1109\/TEST.1991.519796"},{"issue":"3","key":"8_CR13_8","first-page":"189","volume":"V","author":"V. D. Agrawal","year":"1981","unstructured":"V. D. Agrawal, Sampling techniques for Determining Fault Coverage in LSI Circuits, Journal of Digital Systems, vol. V, num. 3, pp. 189-202, 1981.","journal-title":"Journal of Digital Systems"}],"container-title":["IFIP International Federation for Information Proc","Vlsi-Soc: From Systems To Silicon"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-73661-7_8.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T23:05:29Z","timestamp":1737414329000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-73661-7_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9780387736600"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-73661-7_8","relation":{},"subject":[]}}