{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,23]],"date-time":"2025-01-23T05:30:25Z","timestamp":1737610225707,"version":"3.33.0"},"publisher-location":"Boston, MA","reference-count":28,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387749082"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-0-387-74909-9_13","type":"book-chapter","created":{"date-parts":[[2007,11,21]],"date-time":"2007-11-21T02:51:41Z","timestamp":1195613501000},"page":"217-240","source":"Crossref","is-referenced-by-count":0,"title":["Configurable On-Line Global Energy Optimization in Multi-Core Embedded Systems Using Principles of Analog Computation"],"prefix":"10.1007","author":[{"given":"Zeynep Toprak","family":"Deniz","sequence":"first","affiliation":[]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[]},{"given":"Eric","family":"Vittoz","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"13_CR1_13","volume-title":"\u201cPower-aware design energy consumers & sources, reduction & management.\u201d UCLA, EE202A Fall 2002 Lecture notes, 7 and 8","author":"M. Sirvastava","year":"2002","unstructured":"M. Sirvastava, \u201cPower-aware design energy consumers & sources, reduction & management.\u201d UCLA, EE202A Fall 2002 Lecture notes, 7 and 8, 2002, University of California, LA."},{"key":"13_CR2_13","doi-asserted-by":"crossref","unstructured":"A. Chandrakasan, R. Min, and M. Bhardwaj, \u201cPower aware wireless microsensor systems,\u201d in Proceedings of the 28th European Solid-State Circuits Conference, p. In Keynote Paper, 2002.","DOI":"10.1109\/ESSDERC.2002.194869"},{"key":"13_CR3_13","doi-asserted-by":"crossref","unstructured":"D. M. Monticelli, \u201cTaking a system approach to energy management,\u201d in Pro-ceedings of the 29th European Solid-State Circuits Conference, vol. 1, (Estoril, Portugal), pp. 15-19, Sep. 2003.","DOI":"10.1109\/ESSCIRC.2003.1257062"},{"key":"13_CR4_13","doi-asserted-by":"publisher","first-page":"347","DOI":"10.1109\/LPE.1996.547537","volume-title":"Proceedings of the Interna-tional Symposium on Low Power Electronics and Design","author":"A. Chandrakasan","year":"1996","unstructured":"A. Chandrakasan, V. Gutnik, and T. Xanthopoulos, \u201cData driven signal process-ing: an approach for energy efficient computing,\u201d in Proceedings of the Interna-tional Symposium on Low Power Electronics and Design, (Monterey, California, United States), pp. 347-352, IEEE Press, 1996."},{"key":"13_CR5_13","doi-asserted-by":"crossref","unstructured":"K. Suzuki, S. Mita, T. Fujita, F. Yamane, F. Sano, A. Chiba, T. Maeda, Y. Watan-abe, K. Matsuda, T. Kuroda, and T. Sakurai, \u201cA 300 MIPS\/W RISC core proces-sor with variable supply-voltage scheme in variable threshold-voltage CMOS,\u201d in Proceedings of IEEE Custom Integrated Circuits Conference, pp. 587-590, May 1997.","DOI":"10.1109\/CICC.1997.606694"},{"key":"13_CR6_13","doi-asserted-by":"crossref","unstructured":"K. Usami, M. Igarashi, T. Ishikawa, M. Kanazawa, M. Takahashi, M. Hamada, H. Arakida, T. Terazawa, and T. Kuroda, \u201cDesign methodology of ultra low-power MPEG4 codec core exploiting voltage scaling techniques,\u201d in Proceedings of the 35th Design Automation Conference, (San Francisco, CA), pp. 483-488, June 1998.","DOI":"10.1145\/277044.277178"},{"key":"13_CR7_13","unstructured":"K. Flautner, D. Flynn, and M. Rives, \u201cA combined hardware-software approach for low-power SoCs: Applying adaptive voltage scaling and intelligent energy man-agement software,\u201d in Proceedings of System-on-Chip and ASIC Design Confer-ence, DesignCon, Jan. 2003."},{"key":"13_CR8_13","first-page":"304","volume":"2","author":"C. Poirier","year":"2005","unstructured":"C. Poirier, R. McGowen, C. Bostak, and S. Naffziger, \u201cPower and temperature control on a 90nm Itanium -Family Processor,\u201d in Proceedings of IEEE Interna- tional Solid-State Circuits Conference, Digest of Technical Paper, vol. 2, pp. 304-305, Feb. 2005.","journal-title":"Proceedings of IEEE Interna- tional Solid-State Circuits Conference, Digest of Technical Paper"},{"key":"13_CR9_13","doi-asserted-by":"crossref","unstructured":"X. Fan, C. S. Ellis, and A. R. Lebeck, \u201cThe synergy between power-aware memory systems and processor voltage scaling,\u201d in Power-Aware Computer Systems, 3rd International Workshop, pp. 164-179, Dec. 2003.","DOI":"10.1007\/978-3-540-28641-7_12"},{"key":"13_CR10_13","volume-title":"Accurate and Precise Computation using Analog VLSI, with Applica- tions to Computer Graphics and Neural Networks","author":"D. B. Kirk","year":"1993","unstructured":"D. B. Kirk, Accurate and Precise Computation using Analog VLSI, with Applica- tions to Computer Graphics and Neural Networks. PhD thesis, California Institute of Technology, Pasadena, California, March 1993."},{"key":"13_CR11_13","first-page":"244","volume":"5","author":"G. Cauwenberghs","year":"1993","unstructured":"G. Cauwenberghs, \u201cA fast stochastic error-decent algorithm for supervised learn- ing and optimization,\u201d in Advances in Neural Information Processing Systems, vol. 5, pp. 244-251, 1993.","journal-title":"Advances in Neural Information Processing Systems"},{"key":"13_CR12_13","doi-asserted-by":"crossref","first-page":"182","DOI":"10.1109\/TCS.1984.1085482","volume":"CAS-31","author":"L. O. Chua","year":"1984","unstructured":"L. O. Chua and L. Gui-Nian, \u201cNonlinear programming without computation,\u201d in IEEE Transactions on Circuits and Systems II, vol. CAS-31, pp. 182-188, Feb. 1984.","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"13_CR13_13","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1109\/72.80205","volume":"1","author":"A. Dembo","year":"1990","unstructured":"A. Dembo and T. Kailath, \u201cModel free distributed learning,\u201d in IEEE Transac- tions on Neural Networks, vol. 1, pp. 58-70, 1990.","journal-title":"IEEE Transac- tions on Neural Networks"},{"key":"13_CR14_13","volume-title":"Analog MOS Integrated Circuits for Signal Process- ing","author":"R. Gregorian","year":"1986","unstructured":"R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Signal Process- ing. New York: John Wiley and Sons, 1986."},{"key":"13_CR15_13","unstructured":"Technical Report, Transmeta Corporation, http:\/\/www.transmeta.com ."},{"key":"13_CR16_13","doi-asserted-by":"crossref","unstructured":"S. Lee and T. Sakurai, \u201cRun-time power control scheme using software feedback loop for low-power real-time application,\u201d in Proceedings of the Asia and South Pacific Design Automation Conference, (Yokohama, Japan), pp. 381-386, Jan. 2000.","DOI":"10.1145\/368434.368693"},{"key":"13_CR17_13","doi-asserted-by":"crossref","unstructured":"S. Lee and T. Sakurai, \u201cRun-time voltage hopping for low-power real-time sys- tems,\u201d in Proceedings of the 37th Design Automation Conference, (Los Angeles, California, United States), pp. 806-809, June 2000.","DOI":"10.1145\/337292.337785"},{"key":"13_CR18_13","unstructured":"A. Andrei, M. Schmitz, P. Eles, Z. Peng, and B. M. Al-Hashimi, \u201cOverhead- conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems,\u201d in Proceedings of the Design, Automation and Test in Eu-rope Conference and Exhibition, (Paris, France), pp. 105-118, Feb. 2004."},{"key":"13_CR19_13","doi-asserted-by":"crossref","unstructured":"B. Zhai, D. Blaauw, D. Sylvester, and K. Flautner, \u201cTheoretical and practical limits of dynamic voltage scaling,\u201d in Proceedings of the 41st Design Automation Conference, (San Diego, CA, USA), pp. 868-873, 2004.","DOI":"10.1145\/996566.996798"},{"key":"13_CR20_13","doi-asserted-by":"crossref","unstructured":"S. M. Martin, K. Flautner, T. Mudge, and D. Blaauw, \u201cCombined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads,\u201d in Proceedings of the International Conference on Computer Aided Design, (San Jose, California), pp. 721-725, Nov. 2002.","DOI":"10.1145\/774572.774678"},{"key":"13_CR21_13","doi-asserted-by":"crossref","unstructured":"J. Liu, P. H. Chou, and N. Bagherzadeh, \u201cCommunication speed selection for embedded systems with networked voltage-scalable processors,\u201d in Proceedings of the 10th International Workshop on Hardware\/Software Codesign, (Estes Park, Colorado), pp. 169-174, May 2002.","DOI":"10.1145\/774789.774824"},{"key":"13_CR22_13","doi-asserted-by":"crossref","unstructured":"Y. Zhang, X. Hu, and D. Chen, \u201cTask scheduling and voltage selection for energy minimization,\u201d in Proceedings of the 39th Design Automation Conference, (New Orleans, LA, USA), pp. 183-188, June 2002.","DOI":"10.1145\/513918.513966"},{"key":"13_CR23_13","doi-asserted-by":"crossref","unstructured":"E. A. Vittoz, \u201cPseudo-resistive networks and their applications to analog collective computation,\u201d in Proceedings of the 7th International Conference on Artificial Neural Networks, (Lausanne, Switzerland), pp. 1133-1150, Oct. 1997.","DOI":"10.1007\/BFb0020305"},{"key":"13_CR24_13","volume-title":"A Treatise in Electricity and Magnetism","author":"J. C. Maxwell","year":"1954","unstructured":"J. C. Maxwell, A Treatise in Electricity and Magnetism, vol. 1. New York, USA: Dover Publications, Inc., third ed., 1954.","edition":"third ed."},{"key":"13_CR25_13","first-page":"3-6","volume":"2","author":"E. Vittoz","year":"1998","unstructured":"E. Vittoz, \u201cAnalog VLSI for collective computation,\u201d in Proceedings of the 5th IEEE International Conference on Electronics, Circuits and Systems, vol. 2, pp. 3-6, Sep. 1998.","journal-title":"Proceedings of the 5th IEEE International Conference on Electronics, Circuits and Systems"},{"key":"13_CR26_13","doi-asserted-by":"crossref","unstructured":"Z. T. Deniz, Y. Leblebici, and E. Vittoz, \u201cConfigurable on-line global energy optimization in multi-core embedded systems using principles of analog computation,\u201d in Proceedings of 2006 IFIP International Conference on Very Large Scale Integration (VLSI-SoC), pp. 379-384, Oct. 2006.","DOI":"10.1109\/VLSISOC.2006.313265"},{"key":"13_CR27_13","volume-title":"Multi-Unit Global Energy Management and Optimization for Network-on-Chip Applications","author":"Z. T. Deniz","year":"2006","unstructured":"Z. T. Deniz, Multi-Unit Global Energy Management and Optimization for Network-on-Chip Applications. PhD thesis, Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland, February 2006."},{"key":"13_CR28_13","doi-asserted-by":"crossref","unstructured":"Z. T. Deniz, Y. Leblebici, and E. Vittoz, \u201cOn-line global energy optimization in multi-core systems using principles of analog computation,\u201d IEEE Journal of Solid-State Circuits, accepted for publication in July 2007 issue.","DOI":"10.1109\/ESSCIR.2006.307570"}],"container-title":["IFIP International Federation for Information Processing","VLSI-SoC: Research Trends in VLSI and Systems on Chip"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-74909-9_13.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T19:13:25Z","timestamp":1737573205000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-74909-9_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9780387749082"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-74909-9_13","relation":{},"subject":[]}}