{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:27:44Z","timestamp":1725496064902},"publisher-location":"Boston, MA","reference-count":20,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387749082"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-0-387-74909-9_14","type":"book-chapter","created":{"date-parts":[[2007,11,21]],"date-time":"2007-11-21T02:51:41Z","timestamp":1195613501000},"page":"241-257","source":"Crossref","is-referenced-by-count":0,"title":["Logic Synthesis of EXOR Projected Sum of Products"],"prefix":"10.1007","author":[{"given":"Anna","family":"Bernasconi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valentina","family":"Ciriani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roberto","family":"Cordone","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"8","key":"14_CR1_14","first-page":"1005","volume":"22","author":"A. Bernasconi","year":"2003","unstructured":"A. Bernasconi, V. Ciriani, F. Luccio, and L. Pagli. Three-Level Logic Minimization Based on Function Regularities. IEEE Transactions on TCAD, 22(8):1005-1016, 2003.","journal-title":"IEEE Transactions on TCAD"},{"doi-asserted-by":"crossref","unstructured":"R. Brayton, G. Hachtel, C. McMullen, and A. Sangiovanni-Vincentelli. Logic Min-imization Algorithms for VLSI Synthesis. Kluwer Ac. Pub., 1984.","key":"14_CR2_14","DOI":"10.1007\/978-1-4613-2821-6"},{"issue":"8","key":"14_CR3_14","doi-asserted-by":"crossref","first-page":"1072","DOI":"10.1109\/43.85744","volume":"10","author":"G. Caruso","year":"1991","unstructured":"G. Caruso. Near Optimal Factorization of Boolean Functions. IEEE Transactions on CAD, 10(8):1072-1078, 1991.","journal-title":"IEEE Transactions on CAD"},{"doi-asserted-by":"crossref","unstructured":"O. Coudert. Two-Level Logic Minimization: an Overview. INTEGRATION, 17:97-140,1994.","key":"14_CR4_14","DOI":"10.1016\/0167-9260(94)00007-7"},{"doi-asserted-by":"crossref","unstructured":"D. Debnath and T. Sasao. A Heuristic Algorithm to Design AND-OR-EXOR Three-Level Networks. In Asia and South Pacific Design Automation Conference, pages 69-74, 1998.","key":"14_CR5_14","DOI":"10.1109\/ASPDAC.1998.669404"},{"issue":"9","key":"14_CR6_14","doi-asserted-by":"crossref","first-page":"1166","DOI":"10.1109\/TCAD.2003.816216","volume":"22","author":"D. Debnath","year":"2003","unstructured":"D. Debnath and Z. Vranesic. A Fast Algorithm for OR-AND-OR Synthesis. IEEE Transactions on CAD, 22(9):1166-1176, 2003.","journal-title":"IEEE Transactions on CAD"},{"unstructured":"E. Dubrova, D. Miller, and J. Muzio. AOXMIN-MV: A Heuristic Algorithm for AND-OR-XOR Minimization. In 4th Int. Workshop on the Applications of the Reed Muller Expansion in circuit Design, pages 37-54, 1999.","key":"14_CR7_14"},{"doi-asserted-by":"crossref","unstructured":"M. Fujita, Y. Matsunaga, and M. Ciesielski. Multi-Level Logic Optimization. In S. Hassoun and T. Sasao, editors, Logic Synthesis and Verification, pages 29-63. Kluwer Academic Publishers, 2002.","key":"14_CR8_14","DOI":"10.1007\/978-1-4615-0817-5_2"},{"unstructured":"M. Garey and D. Johnson. Computer and Intractability: A Guide to the Theory of NP-completeness. W.H. Freeman and Company, 1979.","key":"14_CR9_14"},{"issue":"3","key":"14_CR10_14","doi-asserted-by":"publisher","first-page":"119","DOI":"10.1016\/S0020-0190(00)00083-1","volume":"75","author":"W. G\u00fcnther","year":"2000","unstructured":"W. G\u00fcnther and R. Drechsler. On the Computational Power of Linearly-Transformed BDDs. Information Processing Letters, 75(3):119-125, 2000.","journal-title":"Information Processing Letters"},{"issue":"9","key":"14_CR11_14","doi-asserted-by":"publisher","first-page":"1196","DOI":"10.1109\/TC.2003.1228514","volume":"52","author":"W. G\u00fcnther","year":"2003","unstructured":"W. G\u00fcnther and R. Drechsler. Efficient Minimization and Manipulation of Linearly-Transformed Binary Decision Diagrams. IEEE Transaction on Comput-ers, 52(9):1196-1209, 2003.","journal-title":"IEEE Transaction on Comput-ers"},{"issue":"3","key":"14_CR12_14","doi-asserted-by":"publisher","first-page":"296","DOI":"10.1109\/12.754996","volume":"48","author":"F. Luccio","year":"1999","unstructured":"F. Luccio and L. Pagli. On a New Boolean Function with Applications. IEEE Transactions on Computers, 48(3):296-310, 1999.","journal-title":"IEEE Transactions on Computers"},{"issue":"4","key":"14_CR13_14","doi-asserted-by":"publisher","first-page":"432","DOI":"10.1109\/92.250190","volume":"1","author":"P. McGeer","year":"1993","unstructured":"P. McGeer, J. Sanghavi, R. Brayton, and A. Sangiovanni-Vincentelli. Espresso-Signature: A New Exact Minimizer for Logic Functions. IEEE Transactions on VLSI, 1(4):432-440, 1993.","journal-title":"IEEE Transactions on VLSI"},{"unstructured":"M. Perkowski. A New Representation of Strongly Unspecified Switching Functions and its Application to Multi-Level AND\/OR\/EXOR Synthesis. In IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansion, pages 143-151, 1995.","key":"14_CR14_14"},{"unstructured":"T. Sasao. On the Complexity of Three-Level Logic Circuits. In Int. Workshop on Logic Synthesis, 1989.","key":"14_CR15_14"},{"issue":"11-8","key":"14_CR16_14","first-page":"20","volume":"8","author":"T. Sasao","year":"1995","unstructured":"T. Sasao. A Design Method for AND-OR-EXOR Three Level Networks. In Int. Workshop on Logic Synthesis, pages 8:11-8:20, 1995.","journal-title":"Workshop on Logic Synthesis, pages"},{"doi-asserted-by":"crossref","unstructured":"T. Sasao. Switching Theory for Logic Synthesis. Kluwer Academic Publishers, 1999.","key":"14_CR17_14","DOI":"10.1007\/978-1-4615-5139-3"},{"unstructured":"E. Sentovich, K. Singh, L. Lavagno, C. Moon, A. S. R. Murgai, H. Savoj, P. Stephan, R. Brayton, and A. Sangiovanni-Vincentelli. SIS: A system for sequential circuit synthesis. Technical report, 1992.","key":"14_CR18_14"},{"doi-asserted-by":"crossref","unstructured":"C. Umans, T. Villa, and A. Sangiovanni-Vincentelli. Complexity of Two-Level Logic Minimization. IEEE Transactions on Computer-Aided Design, to appear.","key":"14_CR19_14","DOI":"10.1109\/TCAD.2005.855944"},{"unstructured":"S. Yang. Logic synthesis and optimization benchmarks user guide version 3.0. User guide, Microelectronic Center, 1991.","key":"14_CR20_14"}],"container-title":["IFIP International Federation for Information Processing","VLSI-SoC: Research Trends in VLSI and Systems on Chip"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-74909-9_14.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,29]],"date-time":"2021-04-29T04:33:51Z","timestamp":1619670831000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-74909-9_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9780387749082"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-74909-9_14","relation":{},"subject":[]}}