{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:28:20Z","timestamp":1725496100820},"publisher-location":"Boston, MA","reference-count":17,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387749082"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-0-387-74909-9_16","type":"book-chapter","created":{"date-parts":[[2007,11,20]],"date-time":"2007-11-20T21:51:41Z","timestamp":1195595501000},"page":"281-300","source":"Crossref","is-referenced-by-count":3,"title":["CAT Platform for Analogue and Mixed-Signal Test Evaluation and Optimization"],"prefix":"10.1007","author":[{"given":"Ahc\u00e0ne","family":"Bounceur","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Salvador","family":"Mir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luis","family":"Rolindez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emmanuel","family":"Simeu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"S. Sunter and N. Nagi. Test metrics for analog parametric faults. In Proc. VTS, 1999, pp. 226-234.","key":"16_CR1_16","DOI":"10.1109\/VTEST.1999.766670"},{"doi-asserted-by":"crossref","unstructured":"K.P. Parker. The Boundary Scan Handbook. Third Edition. Kluwer Acad-emic Publishers, 2003.","key":"16_CR2_16","DOI":"10.1007\/978-1-4615-0367-5"},{"key":"16_CR3_16","first-page":"810","volume-title":"Switch-level fault cover-age analysis of switched-capacitor systems","author":"S. Mir","year":"1998","unstructured":"S. Mir, A. Rueda, D. V\u00e1zquez and J.-L. Huertas. Switch-level fault cover-age analysis of switched-capacitor systems. In IEEE Design Automation and Test Conference in Europe DATE-98, pages 810-814, Paris, France, February 1998."},{"issue":"1","key":"16_CR4_16","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1023\/B:JETT.0000009310.48706.b7","volume":"20","author":"S.J. Spinks","year":"2004","unstructured":"S.J. Spinks, C.D. Chalk, I.M. Bell ans M. Zwolinski. Generation and Ver-ification of Tests for Analog Circuits Subject to Process Parameter Devi-ations, Journal of Electronic Testing: Theory and Applications, v. 20 n. 1, February 2004, pp. 11-23.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"key":"16_CR5_16","first-page":"652","volume-title":"Analog circuit testing based on sensitiv-ity computation","author":"N. Ben-Hamida","year":"1993","unstructured":"N. Ben-Hamida and B. Kaminska. Analog circuit testing based on sensitiv-ity computation. IEEE International Test Conferece, Baltimore, October 1993, pp. 652-661."},{"doi-asserted-by":"crossref","unstructured":"K. Saab, N. Ben Hamida and B. Kaminska. Parametric Fault Simulation and Test Vector Generation. In IEEE Design and Test Conference in Eu-rope, 2000, pp. 650-656.","key":"16_CR6_16","DOI":"10.1145\/343647.343883"},{"key":"16_CR7_16","first-page":"155","volume-title":"A quasi-static approach de-tection and simulation of parametric faults in analog and mixed-signal circuits","author":"A. Zjajo","year":"2005","unstructured":"A. Zjajo, J. Pineda de Gyvez, G. Gronthoud. A quasi-static approach de-tection and simulation of parametric faults in analog and mixed-signal circuits. In 11th IEEE International Mixed-Signals Testing Workshop, Cannes, France, June, 2005, pp. 155-164."},{"doi-asserted-by":"crossref","unstructured":"S. Mir, M. Lubaszewski and B. Courtois. Fault-based ATPG for linear ana-logue circuits with minimal size multifrequency test sets. Journal of Elec-tronic Testing: Theory and Applications, August\/October 1996, pp. 43-57.","key":"16_CR8_16","DOI":"10.1007\/BF00137564"},{"key":"16_CR9_16","first-page":"895","volume-title":"Optimization of digitally coded test vectors for mixed-signal components","author":"A. Bounceur","year":"2004","unstructured":"A. Bounceur, S. Mir and E. Simeu. Optimization of digitally coded test vectors for mixed-signal components. In 19th Conference on Design of Cir-cuits and Integrated Systems, Bordeaux, France, November, 2004, pp. 895-900."},{"issue":"3","key":"16_CR10_16","doi-asserted-by":"publisher","first-page":"318","DOI":"10.1109\/4.748183","volume":"34","author":"B. Dufort","year":"1999","unstructured":"B. Dufort and G.W. Roberts. On-chip analog signal generation for mixed-signal Built-In Self-Test, IEEE Journal of Solid-State Circuits, Vol. 34, No. 3, pp. 318-330, March 1999.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"16_CR11_16","first-page":"314","volume-title":"A SNDR BIST for \u03a3 \u0394 Analogue-to-Digital Converters","author":"L. Rol\u00edndez","year":"2006","unstructured":"L. Rol\u00edndez, S. Mir, A. Bounceur and J.-L. Carbon\u00e9ro. A SNDR BIST for \u03a3 \u0394 Analogue-to-Digital Converters. In 24th VLSI Test Symposium, Berkeley, California, USA, April-May 2006, pp. 314-319."},{"key":"16_CR12_16","first-page":"62","volume-title":"Evaluation of Signature-Based Testing of RF\/Analog Circuits","author":"A. Zjajo","year":"2005","unstructured":"A. Zjajo and J. Pineda de Gyvez. Evaluation of Signature-Based Testing of RF\/Analog Circuits. In European Test Symposium, Tallin, Estonia, May 2005, pp. 62-67."},{"doi-asserted-by":"crossref","unstructured":"J. Pineda de Gyvez, G. Gronthoud and R. Amine. VDD Ramp Testing for RF Circuits. In Proc. IEEE Int. Test Conf. (ITC), 2003, pp. 651-658.","key":"16_CR13_16","DOI":"10.1109\/TEST.2003.1270893"},{"key":"16_CR14_16","first-page":"281","volume-title":"SWITTEST: automatic switch-level fault simulation and test evaluation of switchedcapacitor systems","author":"S. Mir","year":"1997","unstructured":"S. Mir, A. Rueda, T. Olbrich, E. Peral\u00edas and J.-L. Huertas. SWITTEST: automatic switch-level fault simulation and test evaluation of switchedcapacitor systems. Proceedings of the 34th annual conference on Design automation conference, June 09-13, 1997, Anaheim, California, United States, pp. 281-286."},{"key":"16_CR15_16","first-page":"232","volume-title":"GDS FaultSim, a Mixed-Signal IC Computer-Aided-Test (CAT) Tool","author":"Y. Eben Aimine","year":"1999","unstructured":"Y. Eben Aimine, A. Richardson, C. Descleves and K. Sommacal. GDS FaultSim, a Mixed-Signal IC Computer-Aided-Test (CAT) Tool, In IEEE Design and Test Conference in Europe, Munich, Germany, March, 1999, pp. 232-238."},{"issue":"10","key":"16_CR16_16","doi-asserted-by":"publisher","first-page":"897","DOI":"10.1016\/S0026-2692(03)00162-9","volume":"34","author":"C. Roman","year":"2003","unstructured":"C. Roman, S. Mir and B. Charlot. Building an analogue fault simulation tool and its application to MEMS. Microelectronics Journal, 34(10), 2003, pp. 897-906.","journal-title":"Microelectronics Journal"},{"unstructured":"IEEE Std. 1057-1994. IEEE Standard for Digitizing Waveform Recorders, IEEE Press, Dec. 1994.","key":"16_CR17_16"}],"container-title":["IFIP International Federation for Information Processing","VLSI-SoC: Research Trends in VLSI and Systems on Chip"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-74909-9_16.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,29]],"date-time":"2021-04-29T00:33:52Z","timestamp":1619656432000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-74909-9_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9780387749082"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-74909-9_16","relation":{},"subject":[]}}