{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,23]],"date-time":"2025-01-23T05:31:18Z","timestamp":1737610278175,"version":"3.33.0"},"publisher-location":"Boston, MA","reference-count":11,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387749082"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-0-387-74909-9_20","type":"book-chapter","created":{"date-parts":[[2007,11,21]],"date-time":"2007-11-21T02:51:41Z","timestamp":1195613501000},"page":"357-376","source":"Crossref","is-referenced-by-count":3,"title":["Dynamic Reconfigurable Architecture Exploration based on Parameterized Reconfigurable Processor Model"],"prefix":"10.1007","author":[{"given":"Ittetsu","family":"Taniguchi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keishi","family":"Sakanushi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyoko","family":"Ueda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshinori","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masaharu","family":"Imai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"20_CR1_20","doi-asserted-by":"crossref","unstructured":"Reiner Hartenstein. A Decade of Reconfigurable Computing: a Visionary Restro-spective. In Proc. of DATE\u201901, pages 642-649, 2001.","DOI":"10.1109\/DATE.2001.915091"},{"key":"20_CR2_20","unstructured":"Andreu Mas-Corell, Michael Winston, and Jerry Green. Introduction to Recon-figurable Hardware. In System Level Design of Reconfigurable System-on-Chips, pages 15-26. Springer, 2005."},{"key":"20_CR3_20","doi-asserted-by":"crossref","unstructured":"S. Banerjee, E. Bozorgzadeh, and N. Dutt. Physically-Aware HW-SW Partitioning for Reconfigurable Architectures with Partial Dynamic Reconfiguration. In Proc. of DAC\u201905, pages 335-340, 2005.","DOI":"10.1145\/1065579.1065667"},{"key":"20_CR4_20","doi-asserted-by":"crossref","unstructured":"M. D. Galanis, A. Milidonis, G. Theodoridis, D. Soudris, and C. E. Goutis. A Methodology for Partitioning DSP Applications in Hybrid Reconfigurable Systems. In Proc. of ISCAS\u201905, pages 1206-1209, 2005.","DOI":"10.1109\/ISCAS.2005.1464810"},{"issue":"6","key":"20_CR5_20","doi-asserted-by":"publisher","first-page":"579","DOI":"10.1109\/12.773795","volume":"48","author":"M. Karthikeya","year":"1999","unstructured":"Karthikeya M. Gajjala Purna and Dinesh Bhatia. Temporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers. IEEE Trans. on Computers, 48(6):579-590, June 1999.","journal-title":"IEEE Trans. on Computers"},{"key":"20_CR6_20","doi-asserted-by":"crossref","unstructured":"M. Kaul and R. Vemuri. Optimal Temporal Partitioning and Synthesis for Recon-figurable Architecture. In Proc. of DATE\u201998, pages 389-396, 1998.","DOI":"10.1109\/DATE.1998.655887"},{"key":"20_CR7_20","doi-asserted-by":"publisher","first-page":"177","DOI":"10.1007\/s10617-005-1196-2","volume":"9","author":"B. Ouni","year":"2004","unstructured":"B. Ouni, A. Mtibaa, and M. Abid. Synthesis and Time Partitioning for Recon-figurable Systems. In Design Automation for Embedded Systems, volume 9, pages 177-191. Springer Netherlands, 2004.","journal-title":"In Design Automation for Embedded Systems"},{"issue":"1","key":"20_CR8_20","doi-asserted-by":"publisher","first-page":"140","DOI":"10.1109\/92.920829","volume":"9","author":"V. Srinivasan","year":"2001","unstructured":"V. Srinivasan, S. Govindarajan, and R. Vemuri. Fine-Grained and Coarse-Grained Behavioral Partitioning with Effective Utilization of Memory and Design Space Ex-ploration for Multi-FPGA Architectures. IEEE Trans. on VLSI Systems, 9(1):140-158,2001.","journal-title":"IEEE Trans. on VLSI Systems"},{"issue":"12","key":"20_CR9_20","doi-asserted-by":"publisher","first-page":"1508","DOI":"10.1109\/TC.2004.105","volume":"53","author":"M. Meribout","year":"2004","unstructured":"M. Meribout and M. Motomura. A Combined Approach to High-Level Synthesis for Dynamically Reconfigurable Systems. IEEE Trans. on Computers, 53(12):1508-1522,2004.","journal-title":"IEEE Trans. on Computers"},{"key":"20_CR10_20","doi-asserted-by":"crossref","unstructured":"M. Kaul and R. Vemuri. Temporal Partitioning combined with Design Space Exploration for Latency Minimization of Run-Time Reconfigured Designs. In Proc. of DATE\u201999, pages 202-209, 1999.","DOI":"10.1145\/307418.307490"},{"key":"20_CR11_20","doi-asserted-by":"crossref","unstructured":"B. Mei, A. Lambrechts, D. Verkest, Jean-Yves Mignolet, and R. Lauwereins. Ar-chitecture Exploration for a Reconfigurable Architecture Template. IEEE Design & Test of Computers, pages 90-101, March-April 2005.","DOI":"10.1109\/MDT.2005.27"}],"container-title":["IFIP International Federation for Information Processing","VLSI-SoC: Research Trends in VLSI and Systems on Chip"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-74909-9_20.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T19:13:16Z","timestamp":1737573196000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-74909-9_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9780387749082"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-74909-9_20","relation":{},"subject":[]}}