{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T10:15:32Z","timestamp":1762251332754,"version":"3.33.0"},"publisher-location":"Boston, MA","reference-count":34,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387749082"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-0-387-74909-9_8","type":"book-chapter","created":{"date-parts":[[2007,11,21]],"date-time":"2007-11-21T02:51:41Z","timestamp":1195613501000},"page":"119-141","source":"Crossref","is-referenced-by-count":8,"title":["Reliability Issues in Deep Deep Submicron Technologies: Time-Dependent Variability and its Impact on Embedded System Design"],"prefix":"10.1007","author":[{"given":"Antonis","family":"Papanikolaou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hua","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miguel","family":"Miranda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wim","family":"Dehaene","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"8_CR1_8","doi-asserted-by":"crossref","unstructured":"Maex, K., Stucchi, M., Bamal, M., Grossar, E., Dehaene, W., Papanikolaou, A., Miranda, M., Catthoor, F.: Technology aware design and design aware technology. Proc. of Intl. Conf. on Integrated Circuit Design and Technology, 77-81 (2005)","DOI":"10.1109\/ICICDT.2005.1502596"},{"key":"8_CR2_8","doi-asserted-by":"crossref","unstructured":"Groeseneken, G., Degraeve, R., Kaczer, B., Roussel, R.: Recent trends in reliability assessment of advanced CMOS technologies. Intl. Conf. on Microelectronic Test Structures, 81-88 (2005)","DOI":"10.1109\/ICMTS.2005.1452230"},{"key":"8_CR3_8","doi-asserted-by":"crossref","unstructured":"Reddy, V., Krishnan, A., Marshall, A., Rodriguez, J., Natarajan, S., Rost, T., Kirshnan, S.: Impact of Negative Bias Temperature Instability on Digital Circuit Reliability. Intl. Reliability Physics Symp., 248-254 (2002)","DOI":"10.1109\/RELPHY.2002.996644"},{"key":"8_CR4_8","doi-asserted-by":"crossref","unstructured":"Bruynseraede, C., Tokei, Z., Iacopi, F., Beyer, G., Michelon, J., Maex, K.: The impact of scaling on interconnect reliability. Intl. Reliability Physics Symp., 7-17 (2005)","DOI":"10.1109\/RELPHY.2005.1493054"},{"key":"8_CR5_8","doi-asserted-by":"crossref","unstructured":"Tokei, Z., Li, Y., Beyer, G.: Reliability challenges for copper low-k dielectrics and copper diffusion barriers. J. of Microelectronics Reliability, 1436-1442 (2005)","DOI":"10.1016\/j.microrel.2005.07.040"},{"key":"8_CR6_8","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1063\/1.1567461","volume":"94","author":"D. Schroder","year":"2003","unstructured":"Schroder, D., Babcock, J.: Negative bias temperature instability: road to cross in deep submicron silicon semiconductor manufacturing. J. Applied Physics, 94, 1-18 (2003)","journal-title":"J. Applied Physics"},{"key":"8_CR7_8","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1109\/7298.946459","volume":"1","author":"J. Stathis","year":"2001","unstructured":"Stathis, J.: Physical and predictive models of ultrathin oxide reliability in CMOS devices and circuits. IEEE Trans. on Device and Materials Reliability, 1, 43-59 (2001)","journal-title":"IEEE Trans. on Device and Materials Reliability"},{"key":"8_CR8_8","doi-asserted-by":"crossref","unstructured":"Kaczer, B., Degraeve, R., O\u2019Connor, R., Roussel, P., Groeseneken, G.:Implications of progressive wear-out for lifetime extrapolation of ultra-thin SiON films. Intl. Electron Devices Meeting, 713-716 (2004)","DOI":"10.1109\/IEDM.2004.1419270"},{"key":"8_CR9_8","unstructured":"International Technology Roadmap for Semiconductors, Interconnect chapter, www.itrs.net (2005)"},{"key":"8_CR10_8","doi-asserted-by":"crossref","unstructured":"Croon, J., Storms, G., Winkelmeier, S., Pollentier, I., Ercken, M., Decoutere, S., Sansen, W., Maes, H.: Line Edge Roughness: Characterisation, Modelling and Im-pact on Device Behaviour. Intl. Electron Device Meeting, 307-310 (2002)","DOI":"10.1109\/IEDM.2002.1175840"},{"key":"8_CR11_8","doi-asserted-by":"crossref","unstructured":"Ramadurai, V., Rohrer, N., Gonzalez, C.: SRAM operational voltage shifts in the presence of gate oxide defects in 90 nm SOI. Intl. Reliability Physics Symp., 270-273 (2006)","DOI":"10.1109\/RELPHY.2006.251227"},{"key":"8_CR12_8","doi-asserted-by":"crossref","unstructured":"Kaczer, B., Degraeve, R., Crupi, F., De Keersgieter, A., Groeseneken, G.:\u201cUnderstanding nMOSFET characteristics after soft breakdown and their dependence on the breakdown location. European Solid-State Device Research, 139-142 (2002)","DOI":"10.1109\/ESSDERC.2002.194889"},{"key":"8_CR13_8","doi-asserted-by":"publisher","first-page":"555","DOI":"10.1016\/S0026-2714(02)00026-4","volume":"42","author":"B. Kaczer","year":"2002","unstructured":"Kaczer, B., Degraeve, R., Rasras, M., De Keersgieter, A., Van de Mieroop, K., Groeseneken, G.: Analysis and modeling of a digital CMOS circuit operation and reliability after gate oxide breakdown: a case study. Microelectronics Reliability, 42, 555-564 (2002)","journal-title":"Microelectronics Reliability"},{"key":"8_CR14_8","unstructured":"Wang, H., Miranda, M., Catthoor, F., Dehaene, W.: On the combined impact of soft and medium gate oxide breakdown and process variability on the parametric figures of SRAM components. Intl. Wsh. on Memory Technology, Design and Testing, 71-76 (2006)"},{"key":"8_CR15_8","doi-asserted-by":"crossref","unstructured":"Carter, J., Ozev, S., Sorin, D.: Circuit-Level Modeling for Concurrent Testing of Operational Defects due to Gate Oxide Breakdown. Design Automation and Test in Europe, 300-305 (2005)","DOI":"10.1109\/DATE.2005.94"},{"key":"8_CR16_8","doi-asserted-by":"publisher","first-page":"676","DOI":"10.1109\/TDMR.2004.836729","volume":"4","author":"A. Avellan","year":"2004","unstructured":"Avellan, A., Krautscneider, W.: Impact of soft and hard breakdown on analog and digital circuits. IEEE Trans. on Device and Materials Reliability, 4, 676-680 (2004)","journal-title":"IEEE Trans. on Device and Materials Reliability"},{"key":"8_CR17_8","doi-asserted-by":"crossref","unstructured":"Najm, F.: On the need for statistical timing analysis. Design Automation Conf., 764-765 (2005)","DOI":"10.1145\/1065579.1065781"},{"key":"8_CR18_8","doi-asserted-by":"crossref","unstructured":"Mani, M., Orshansky, M.: A new statistical optimization algorithm for gate sizing. Intl. Conf. on Computer Design, 272-277 (2004)","DOI":"10.1109\/ICCD.2004.1347933"},{"key":"8_CR19_8","doi-asserted-by":"publisher","first-page":"1396","DOI":"10.1109\/JSSC.2002.803949","volume":"37","author":"J. Tschanz","year":"2002","unstructured":"Tschanz, J., Kao, J., Narendra, S., Nair, R., Antoniadis, D., Chandrakasan, A., De, V.: Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE Journal of Solid-State Circuits, 37, 1396-1402 (2002)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"8_CR20_8","doi-asserted-by":"crossref","unstructured":"Viswewariah, C.: Death, taxes and failing chips. Design Automation Conference, 343-347 (2003)","DOI":"10.1145\/775919.775921"},{"key":"8_CR21_8","doi-asserted-by":"crossref","unstructured":"Keutzer, K., Orshansky, M.: From blind certainty to informed uncertainty. Wsh. on Timing Issues in the Specification and Synthesis of Digital Systems (TAU), 37-41 (2002)","DOI":"10.1145\/589411.589419"},{"key":"8_CR22_8","unstructured":"Kang, K., Paul, B., Roy, K.: Statistical timing analysis using levelized covariance propagation. Design Automation and Test in Europe, 764-769 (2005)"},{"key":"8_CR23_8","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/MC.2004.1274005","volume":"37","author":"T. Austin","year":"2004","unstructured":"Austin, T., Blaauw, D., Mudge, T., Flautner, K.: Making typical silicon matter with Razor. IEEE Computer, 37, 57-65 (2004)","journal-title":"IEEE Computer"},{"key":"8_CR24_8","doi-asserted-by":"crossref","unstructured":"Sparso, J., Furber, S.: Principles of Asynchronous Circuit Design: A Systems Per-spective. Kluwer Academic Publishers (2001)","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"8_CR25_8","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/MM.2005.119","volume":"25","author":"R. Iyer","year":"2005","unstructured":"Iyer, R., Nakka, N., Kalbarczyk, Z., Mitra, S.: Recent advances and new avenues in hardware-level reliability support. IEEE Micro, 25, 18-29 (2005)","journal-title":"IEEE Micro"},{"key":"8_CR26_8","doi-asserted-by":"publisher","first-page":"475","DOI":"10.1109\/TC.1984.1676471","volume":"C-33","author":"D. Brahme","year":"1984","unstructured":"Brahme, D., Abraham, J.: Functional testing of microprocessors, IEEE Trans. on Computers, C-33, 475-485 (1984)","journal-title":"IEEE Trans. on Computers"},{"key":"8_CR27_8","unstructured":"Wang, H., Miranda, M., Dehaene, W., Catthoor, F., Maex, K.: Impact of deep submicron (DSM) process variation effects in SRAM design. Design Automation and Test in Europe, 914-919 (2005)"},{"key":"8_CR28_8","doi-asserted-by":"crossref","unstructured":"Blaauw, D., Chopra, K.: CAD tools for variation tolerance. Design Automation Conference, 766 (2005)","DOI":"10.1145\/1065579.1065782"},{"key":"8_CR29_8","doi-asserted-by":"crossref","unstructured":"Papanikolaou, A., Grabner, T., Miranda, M., Roussel, P., Catthoor, F.: Yield Pre-diction for Architecture Exploration in Nanometer Technology Nodes: A Model and Case Study for Memory Organizations. Intl. Symp. on HW\/SW Co-design and Sys-tem Synthesis, 253-258 (2006)","DOI":"10.1145\/1176254.1176315"},{"key":"8_CR30_8","doi-asserted-by":"crossref","unstructured":"Grossar, E., Stucchi, M., Maex, K., Dehaene, W.: Statistically aware SRAM mem-ory array design. Intl. Symposium on Quality Electronic Design, 25-30 (2006)","DOI":"10.1109\/ISQED.2006.122"},{"key":"8_CR31_8","doi-asserted-by":"publisher","first-page":"1127","DOI":"10.1109\/TVLSI.2005.859480","volume":"13","author":"H. Wang","year":"2005","unstructured":"Wang, H., Miranda, M., Papanikolaou, A., Catthoor, F., Dehaene, W.: Variable tapered Pareto buffer design and implementation allowing run-time configuration for low power embedded SRAMs. IEEE Trans. on VLSI Systems, 13, 1127-1135 (2005)","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"8_CR32_8","doi-asserted-by":"crossref","unstructured":"Papanikolaou, A., Lobmaier, F., Wang, H., Miranda, M., Catthoor, F.: A system-level methodology for fully compensating process variability impact of memory or-ganizations in periodic applications. Intl. Symp. on HW\/SW Co-design and System Synthesis, 117-122 (2005)","DOI":"10.1145\/1084834.1084866"},{"key":"8_CR33_8","unstructured":"Papanikolaou, A., Starzer, F., Lobmaier, F., Miranda, M., Catthoor, F., Huemer, M.: A system architecture case study for efficient calibration of memory organi-zations under process variability. Wsh. on Application-specific Processors, 42-49 (2005)"},{"key":"8_CR34_8","doi-asserted-by":"crossref","unstructured":"Sanz, C., Papanikolaou, A., Miranda, M., Prieto, M., Catthoor, F.: System-level process variability compensation on memory organizations of dynamic applications: a case study. Intl. Symp. On Quality Electronic Design, 376-382 (2006)","DOI":"10.1109\/ISQED.2006.129"}],"container-title":["IFIP International Federation for Information Processing","VLSI-SoC: Research Trends in VLSI and Systems on Chip"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-74909-9_8.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T19:14:14Z","timestamp":1737573254000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-74909-9_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9780387749082"],"references-count":34,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-74909-9_8","relation":{},"subject":[]}}