{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,14]],"date-time":"2025-05-14T04:10:18Z","timestamp":1747195818220},"publisher-location":"Boston, MA","reference-count":23,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387749082"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-0-387-74909-9_9","type":"book-chapter","created":{"date-parts":[[2007,11,21]],"date-time":"2007-11-21T02:51:41Z","timestamp":1195613501000},"page":"143-156","source":"Crossref","is-referenced-by-count":4,"title":["Soft Error Resilient System Design through Error Correction"],"prefix":"10.1007","author":[{"given":"Subhasish","family":"Mitra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norbert","family":"Seifert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T. M.","family":"Mak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kee Sup","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"1","key":"9_CR1_9","doi-asserted-by":"publisher","first-page":"87","DOI":"10.1109\/TDSC.2004.4","volume":"1","author":"W. Bartlett","year":"2004","unstructured":"Bartlett, W., and L. Spainhower, \u201cCommercial Fault Tolerance: A Tale of Two Systems,\u201d IEEE Trans. Dependable and Secure Computing, Vol. 1, No. 1, pp. 87-96, 2004.","journal-title":"IEEE Trans. Dependable and Secure Computing"},{"issue":"3","key":"9_CR2_9","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/TDMR.2005.853449","volume":"5","author":"R.C. Baumann","year":"2005","unstructured":"R.C. Baumann, \u201cRadiation-induced soft errors in advanced semiconductor techno-logies\u201d, IEEE Transactions on Device and Materials Reliability, Vol. 5, No. 3, pp. 305-316, 316, 2005.","journal-title":"IEEE Transactions on Device and Materials Reliability"},{"key":"9_CR3_9","doi-asserted-by":"publisher","first-page":"2874","DOI":"10.1109\/23.556880","volume":"43","author":"T. Calin","year":"1996","unstructured":"Calin, T., M. Nicolaidis, and R. Velaco, \u201cUpset Hardened Memory Design for Submicron CMOS Technology,\u201d IEEE Trans. Nucl. Sci., Vol. 43, pp. 2874-2878, Dec. 1996.","journal-title":"IEEE Trans. Nucl. Sci."},{"issue":"6","key":"9_CR4_9","doi-asserted-by":"publisher","first-page":"2586","DOI":"10.1109\/23.903813","volume":"47","author":"P. Hazucha","year":"2000","unstructured":"P. Hazucha, C. Svensson, \u201cImpact of CMOS technology scaling on the atmo-spheric neutron soft error rate\u201d, IEEE Transactions on Nuclear Science, Vol. 47, No. 6, pp. 2586-2594, 2000.","journal-title":"IEEE Transactions on Nuclear Science"},{"key":"9_CR5_9","unstructured":"Hennessy J., and D. Patterson, Computer Architecture: A Quantitative Approach, 3rd ed., Morgan Kaufmann, 2002."},{"key":"9_CR6_9","doi-asserted-by":"crossref","unstructured":"T. Karnik, et al.,\u201cSelective Node Engineering for Chip-level Soft Error Rate Improvement,\u201d Proc. VLSI Circuits Symp., pp. 204-205, 2002.","DOI":"10.1109\/VLSIC.2002.1015084"},{"issue":"2","key":"9_CR7_9","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/MC.2005.70","volume":"38","author":"S. Mitra","year":"2005","unstructured":"Mitra, S., N. Seifert, M. Zhang, Q. Shi and K.S. Kim, \u201cRobust System Design with Built-In Soft Error Resilience,\u201d IEEE Computer, Vol. 38, No. 2, pp. 43-52, Feb. 2005.","journal-title":"IEEE Computer"},{"key":"9_CR8_9","doi-asserted-by":"crossref","unstructured":"Mitra, S., M. Zhang, T.M. Mak, N. Seifert, V. Zia and K.S. Kim, \u201cLogic Soft Errors: A Major Barrier to Robust Platform Design,\u201d Proc. Intl. Test Conf., 2005.","DOI":"10.1109\/TEST.2005.1584031"},{"key":"9_CR9_9","doi-asserted-by":"crossref","unstructured":"Mitra, S., M. Zhang, N. Seifert, B. Gill, S. Waqas and K.S. Kim, \u201cCombinational Logic Soft Error Correction,\u201d Proc. Intl. Test Conf., 2006, to appear.","DOI":"10.1109\/TEST.2006.297681"},{"key":"9_CR10_9","doi-asserted-by":"crossref","unstructured":"Mukherjee, S., M. Kontz, and S. Reinhardt, \u201cDetailed Design and Evaluation of Redundant Multithreading Alternatives,\u201d Proc. Intl. Symp. Computer Architecture, 2002.","DOI":"10.1145\/545214.545227"},{"key":"9_CR11_9","doi-asserted-by":"crossref","unstructured":"Mukherjee S., et al., \u201cA Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor,\u201d MICRO, 2003.","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"9_CR12_9","doi-asserted-by":"crossref","unstructured":"Nguyen, H.T., and Y. Yagil, \u201cA Systematic Approach to SER Estimation and Solutions\u201d, Proc. Intl. Reliability Physics Symp., pp. 60-70, 2003.","DOI":"10.1109\/RELPHY.2003.1197722"},{"issue":"1","key":"9_CR13_9","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/24.994913","volume":"51","author":"N. Oh","year":"2002","unstructured":"Oh, N., P.P. Shirvani and E.J. McCluskey, \u201cError Detection by Duplicated Instructions in Super-Scalar Processors,\u201d IEEE Trans. Reliability, Vol. 51, No. 1, pp. 63-75, March 2002.","journal-title":"IEEE Trans. Reliability"},{"issue":"1","key":"9_CR14_9","doi-asserted-by":"publisher","first-page":"111","DOI":"10.1109\/24.994926","volume":"51","author":"N. Oh","year":"2002","unstructured":"Oh, N., P.P. Shirvani and E.J. McCluskey, \u201cControl-Flow Checking by Software Signatures,\u201d IEEE Trans. Reliability, Vol. 51, No. 1, pp. 111-122, March 2002.","journal-title":"IEEE Trans. Reliability"},{"issue":"2","key":"9_CR15_9","first-page":"180","volume":"51","author":"N. Oh","year":"2002","unstructured":"Oh, N., S. Mitra and E.J. McCluskey, \u201cED4I: Error Detection by Diverse Data and Duplicated Instructions,\u201d IEEE Trans. Computers, Special Issue on Fault-Tolerant Embedded Systems, Vol. 51, No. 2, pp. 180-199, Feb. 2002.","journal-title":"IEEE Trans. Computers, Special Issue on Fault-Tolerant Embedded Systems"},{"key":"9_CR16_9","doi-asserted-by":"crossref","unstructured":"Saxena, N.R., S. Fernandez Gomez, W.J. Huang, S. Mitra, S.Y. Yu and E.J. McCluskey, \u201cDependable Computing and On-line Testing in Adaptive and Reconfigurable Systems,\u201d IEEE Design and Test of Computers, pp. 29-41, Jan-Mar 2000.","DOI":"10.1109\/54.825675"},{"issue":"3","key":"9_CR17_9","doi-asserted-by":"publisher","first-page":"516","DOI":"10.1109\/TDMR.2004.831993","volume":"4","author":"N. Seifert","year":"2004","unstructured":"Seifert N., and N. Tam, \u201cTiming Vulnerability Factors of Sequentials\u201d, IEEE Trans. Device and Materials Reliability, Vol. 4, No. 3, pp. 516-522, September 2004.","journal-title":"IEEE Trans. Device and Materials Reliability"},{"key":"9_CR18_9","doi-asserted-by":"crossref","unstructured":"N. Seifert, et al., \u201cRadiation-induced Soft Error Rates of Advanced CMOS Bulk Devices,\u201d IEEE International Reliability Physics Symposium, pp. 217-225, 2006.","DOI":"10.1109\/RELPHY.2006.251220"},{"key":"9_CR19_9","doi-asserted-by":"publisher","first-page":"863","DOI":"10.1147\/rd.435.0863","volume":"43","author":"L. Spainhower","year":"1999","unstructured":"Spainhower, L., and T.A. Gregg, \u201cS\/390 Parallel Enterprise Server G5 Fault Tolerance,\u201d IBM Journal Res. and Dev., Vol. 43, pp. 863-873, Sept.\/Nov., 1999.","journal-title":"IBM Journal Res. and Dev."},{"issue":"3","key":"9_CR20_9","doi-asserted-by":"publisher","first-page":"358","DOI":"10.1109\/TDMR.2005.855684","volume":"5","author":"S.V. Walstra","year":"2005","unstructured":"S.V. Walstra and Changhong Dai, \u201cCircuit-level modeling of soft errors in integrated integrated circuits\u201d, IEEE Transactions on Device and Materials Reliability, Vol. 5, No. 3, 2005, pp. 358-364.","journal-title":"IEEE Transactions on Device and Materials Reliability"},{"key":"9_CR21_9","doi-asserted-by":"crossref","unstructured":"N. Wang, et al., \u201cCharacterizing the Effects of Transient Faults on a High-Performance Processor Pipeline,\u201d Intl. Conf. Dependable Systems and Networks, pp. 61-70, 2004.","DOI":"10.1109\/DSN.2004.1311877"},{"issue":"12","key":"9_CR22_9","doi-asserted-by":"publisher","first-page":"1368","DOI":"10.1109\/TVLSI.2006.887832","volume":"14","author":"M. Zhang","year":"2006","unstructured":"M. Zhang, et al., \u201cSequential Element Design with Built-In Soft Error Resilience,\u201d IEEE Trans. VLSI, Vol. 14, No. 12, pp. 1368-1378, 2006.","journal-title":"IEEE Trans. VLSI"},{"issue":"1","key":"9_CR23_9","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/TCAD.2005.853696","volume":"25","author":"Q. Zhou","year":"2006","unstructured":"Q. Zhou, and K. Mohanram, \u201cGate sizing to radiation harden combinational logic,\u201d IEEE Trans. CAD, Vol. 25, No. 1, pp. 155-166, Jan. 2006.","journal-title":"IEEE Trans. CAD"}],"container-title":["IFIP International Federation for Information Processing","VLSI-SoC: Research Trends in VLSI and Systems on Chip"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-74909-9_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,29]],"date-time":"2021-04-29T04:34:01Z","timestamp":1619670841000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-74909-9_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9780387749082"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-74909-9_9","relation":{},"subject":[]}}