{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:33:08Z","timestamp":1725535988113},"publisher-location":"Boston, MA","reference-count":11,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387895574"},{"type":"electronic","value":"9780387895581"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-0-387-89558-1_11","type":"book-chapter","created":{"date-parts":[[2009,8,5]],"date-time":"2009-08-05T16:04:21Z","timestamp":1249488261000},"page":"1-16","source":"Crossref","is-referenced-by-count":0,"title":["A new analytical approach of the impact of jitter on continuous time delta sigma converters."],"prefix":"10.1007","author":[{"given":"J.","family":"Goulier","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Andre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Renaudin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2009,2,11]]},"reference":[{"key":"11_CR1_11","doi-asserted-by":"crossref","unstructured":"B. E. Boser, B. A. Wooley, \u201cThe design of sigma-delta modulation analog-to-digital converters\u201d, IEEE Journal of Solid-State Circuits, vol. 23, December 1988.","DOI":"10.1109\/4.90025"},{"key":"11_CR2_11","doi-asserted-by":"crossref","unstructured":"J. A. Cherry, W.M. Snelgrove, \u201cClock jitter and quantizer metastability in continuous-time delta-sigma modulators\u201d, IEEE Transaction on Circuits and Systems-II, vol. 46, June 1999.","DOI":"10.1109\/82.769775"},{"key":"11_CR3_11","doi-asserted-by":"crossref","unstructured":"E. J. Van Der Zwan, E. C. Dijkmans, \u201cA 0.2 mW CMOS \u03a3\u0394 modulator for speech coding with 80 dB dynamic range\u201d, IEEE Journal of Solid-State Circuits, vol 31, December 1996.","DOI":"10.1109\/4.545807"},{"key":"11_CR4_11","doi-asserted-by":"crossref","unstructured":"M. Ortmanns, F. Gerfers, Y. Manoli, \u201cFundamental limits of jitter insensitivity in discrete and continuous-time sigma delta modulators\u201d, International Symposium on Circuits and Systems, ISCAS 2003.","DOI":"10.1109\/ISCAS.2003.1205744"},{"key":"11_CR5_11","doi-asserted-by":"crossref","unstructured":"N. Da Dalt, M. Harteneck, C. Sandner, A. Wiesbauer \u201cOn the jitter requirements of the sampling clock for analog-to-digital converters\u201d, IEEE Trans. Circuits and Systems-I, vol. 49, September 2002.","DOI":"10.1109\/TCSI.2002.802353"},{"key":"11_CR6_11","doi-asserted-by":"crossref","unstructured":"M. Ortmanns, F. Gerfers, Y. Manoli, \u201cA continuous-time \u03a3\u0394 modulator with reduced sensitivity to clock jitter through SCR feedback\u201d, IEEE Trans. Circuits and Systems-I, vol 52, May 2005.","DOI":"10.1109\/TCSI.2005.846227"},{"key":"11_CR7_11","doi-asserted-by":"crossref","unstructured":"R. Van Veldhoven, \u201cA tri-mode continuous-time \u03a3\u0394 modulator with switched-capacitor feedback DAC for a GSM-EDGE\/CDMA2000\/UMTS receiver\u201d, International Solid State Circuits Conference, ISSCC 2003.","DOI":"10.1109\/JSSC.2003.819165"},{"key":"11_CR8_11","doi-asserted-by":"crossref","unstructured":"S. Ouzounov et al., \u201cA 1.2V 121-mode CT \u0394\u03a3 modulator for wireless receivers in 90nm CMOS\u201d, International Solid State Circuits Conference, ISSCC 2007.","DOI":"10.1109\/ISSCC.2007.373384"},{"key":"11_CR9_11","unstructured":"O. Oliaei, \u201cContinuous-time sigma-delta modulator incorporating semi-digital FIR filters\u201d, International Symposium on Circuits and Systems, ISCAS 2003."},{"key":"11_CR10_11","unstructured":"B. M. Putter, \u201cA \u03a3\u0394 ADC with Finite Impulse Response Feedback DAC\u201d, International Solid State Circuits Conference, ISSCC 2004."},{"key":"11_CR11_11","first-page":"pp 17","volume-title":"\u201cLow phase noise, low timing jitter design techniques for delay cell based VCOs and frequency synthesizers\u201d,","author":"T. C. Weigandt","year":"1998","unstructured":"T. C. Weigandt, \u201cLow phase noise, low timing jitter design techniques for delay cell based VCOs and frequency synthesizers\u201d, Ph.D. thesis, University of California, Berkeley, 1998, pp 17\u201330."}],"container-title":["IFIP \u2013 The International Federation for Information Processing","VLSI-SoC: Advanced Topics on Systems on a Chip"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-89558-1_11.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T16:57:10Z","timestamp":1605632230000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-89558-1_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9780387895574","9780387895581"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-89558-1_11","relation":{},"ISSN":["1571-5736"],"issn-type":[{"type":"print","value":"1571-5736"}],"subject":[],"published":{"date-parts":[[2009]]}}}