{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,12]],"date-time":"2025-02-12T05:28:36Z","timestamp":1739338116626,"version":"3.37.0"},"publisher-location":"Boston, MA","reference-count":25,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387895574"},{"type":"electronic","value":"9780387895581"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-0-387-89558-1_8","type":"book-chapter","created":{"date-parts":[[2009,8,5]],"date-time":"2009-08-05T20:04:21Z","timestamp":1249502661000},"page":"1-20","source":"Crossref","is-referenced-by-count":0,"title":["Accurate Performance Estimation using Circuit Matrix Models in Analog Circuit Synthesis"],"prefix":"10.1007","author":[{"given":"Almitra","family":"Pradhan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ranga","family":"Vemuri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2009,2,11]]},"reference":[{"key":"8_CR1_8","doi-asserted-by":"crossref","unstructured":"M. Krasnicki, R. Phelps, R. A. Rutenbar, and L. R. Cariey, \u201cMAELSTROM: Efficient simulation-based synthesis for custom analog cells,\u201d in Proc. - 36th Design Automation Conference, pp. 945\u2013950, 1999.","DOI":"10.1145\/309847.310104"},{"key":"8_CR2_8","doi-asserted-by":"crossref","unstructured":"M. J. Krasnicki, R. Phelps, J. R. Hellums, M. McClung, R. A. Rutenbar, and L. R. Carley, \u201cASF: a practical simulation-based methodology for the synthesis of custom analog circuits,\u201d in Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, pp. 350\u2013357, 2001.","DOI":"10.1109\/ICCAD.2001.968646"},{"key":"8_CR3_8","doi-asserted-by":"crossref","unstructured":"M. Ranjan, W. Verhaegen, A.Agarwal, H.Sampath, R.Vemuri, and G. Gielen, \u201cFast, layout-inclusive analog circuit synthesis using pre-compiled parasitic-aware symbolic performance models,\u201d in Proc. DATE, p. 10604, 2004.","DOI":"10.1109\/DATE.2004.1268911"},{"key":"8_CR4_8","doi-asserted-by":"crossref","unstructured":"T. McConaghy and G. Gielen, \u201cDouble-strength CAFFEINE: Fast template-free symbolic modeling of analog circuits via implicit canonical form functions and explicit introns,\u201d in Proceedings of the conference on Design, Automation and Test in Europe, pp. 269\u2013274, 2006.","DOI":"10.1109\/DATE.2006.244136"},{"key":"8_CR5_8","doi-asserted-by":"publisher","first-page":"198","DOI":"10.1109\/TCAD.2002.806600","volume":"22","author":"G. Wolfe","year":"2003","unstructured":"G. Wolfe and R. Vemuri, \u201cExtraction and use of neural network models in automated synthesis of operational amplifiers,\u201d Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on 22, pp. 198\u2013212, Feb. 2003.","journal-title":"Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on"},{"key":"8_CR6_8","unstructured":"S. Doboli, G. Gothoskar, and A. Doboli, \u201cExtraction of piecewise-linear analog circuit models from trained neural networks using hidden neuron clustering,\u201d in Proceedings of the conference on Design, Automation and Test in Europe, p. 11098, 2003."},{"key":"8_CR7_8","unstructured":"T. Kiely and G. Gielen, \u201cPerformance modeling of analog integrated circuits using least-squares support vector machines,\u201d in Proceedings of the conf. on Design, Automation and Test in Europe, p. 10448, 2004."},{"key":"8_CR8_8","doi-asserted-by":"crossref","unstructured":"F. D. Bernardinis, M. I. Jordan, and A. S. Vincentelli, \u201cSupport vector machines for analog circuit performance representation,\u201d in Proc. DAC \u201903, pp. 964\u2013969, 2003.","DOI":"10.1145\/775832.776074"},{"key":"8_CR9_8","doi-asserted-by":"crossref","unstructured":"M. Ding and R. Vemuri, \u201cA combined feasibility and performance macromodel for analog circuits,\u201d in Proc. 42nd Design Automation Conference, pp. 63\u201368, 2005.","DOI":"10.1145\/1065579.1065600"},{"key":"8_CR10_8","unstructured":"D. Han and A. Chatterjee, \u201cAdaptive response surface modeling-based method for analog circuit sizing,\u201d in Proceedings. IEEE International SOC Conference, pp. 109\u2013112, 2004."},{"key":"8_CR11_8","unstructured":"G. Wolfe and R. Vemuri, \u201cAdaptive sampling and modeling of analog circuit performance parameters with pseudo-cubic splines,\u201d in Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design, pp. 931\u2013938, 2004."},{"key":"8_CR12_8","doi-asserted-by":"crossref","unstructured":"H. Liu, A. Singhee, R. A. Rutenbar, and L. R. Carley, \u201cRemembrance of circuits past: macromodeling by data mining in large analog design spaces,\u201d in Proc. DAC \u201902, pp. 437\u2013442, 2002.","DOI":"10.1145\/513918.514030"},{"key":"8_CR13_8","unstructured":"T. McConaghy and G. Gielen, \u201cAnalysis of simulation-driven numerical performance modeling techniques for application to analog circuit optimization,\u201d in Proc. - ISCAS, pp. 1298\u20131301, May 2005."},{"issue":"3","key":"8_CR14_8","doi-asserted-by":"publisher","first-page":"640","DOI":"10.1109\/JPROC.2006.889371","volume":"95","author":"R. Rutenbar","year":"March 2007","unstructured":"R. Rutenbar, G. Gielen, and J. Roychowdhury, \u201cHierarchical modeling, optimization, and synthesis for system-level analog and RF designs,\u201d Proceedings of the IEEE 95(3), pp. 640\u2013669, March 2007.","journal-title":"Proceedings of the IEEE"},{"key":"8_CR15_8","doi-asserted-by":"crossref","unstructured":"P. Mandal and V. Visvanathan, \u201cMacromodeling of the A.C. characteristics of CMOS opamps,\u201d in Proc. International Conference on Computer-Aided Design., 7, pp. 334\u2013340, Nov. 1993.","DOI":"10.1109\/ICCAD.1993.580078"},{"issue":"3","key":"8_CR16_8","doi-asserted-by":"publisher","first-page":"219","DOI":"10.2307\/1576055","volume":"27","author":"France Michel Mendes","year":"1994","unstructured":"France, Michel Mendes and Henaut, Alain, \u201cArt, therefore entropy,\u201d Leonardo 27(3), pp. 219\u2013221, 1994.","journal-title":"Leonardo"},{"key":"8_CR17_8","doi-asserted-by":"crossref","unstructured":"A. Denis and F.Cremoux, \u201cUsing the entropy of curves to segment a time or spatial series,\u201d in Mathematical Geology, 33, pp. 899\u2013914, Nov. 2002.","DOI":"10.1023\/A:1021302922108"},{"key":"8_CR18_8","unstructured":"M. Kutner, C. Nachtsheim, W. Wasserman, and J. Neter, Applied Linear Regression Models, McGraw-Hill\/Irwin, 2003."},{"key":"8_CR19_8","unstructured":"B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw-Hill, Inc., 2000."},{"key":"8_CR20_8","unstructured":"J. Rawlings, S. Panstula, and D. Dickey, Applied Regression Analysis : A Research Tool, Springer, 2001."},{"key":"8_CR21_8","volume-title":"Analog Device-Level Layout Automation","author":"J. M. Cohn","year":"2000","unstructured":"J. M. Cohn, Analog Device-Level Layout Automation, Kluwer Academic Publishers, Norwell, MA, USA, 2000."},{"key":"8_CR22_8","unstructured":"T. H. Cormen, C. E. Leiserson, and R. L. Rivest, Introduction to algorithms, MIT Press, 2001."},{"key":"8_CR23_8","doi-asserted-by":"crossref","unstructured":"A. Pradhan and R. Vemuri, \u201cOn the use of hash tables for efficient analog circuit synthesis,\u201d in Proceedings of the International Conference on VLSI Design, Jan 2008.","DOI":"10.1109\/VLSI.2008.35"},{"issue":"6","key":"8_CR24_8","doi-asserted-by":"publisher","first-page":"891","DOI":"10.1145\/293347.293348","volume":"45","author":"S. Arya","year":"1998","unstructured":"S. Arya, D. M. Mount, N. S. Netanyahu, R. Silverman, and A. Y. Wu, \u201cAn optimal algorithm for approximate nearest neighbor searching in fixed dimensions,\u201d Journal of the ACM 45(6), pp. 891\u2013923, 1998.","journal-title":"Journal of the ACM"},{"key":"8_CR25_8","doi-asserted-by":"crossref","unstructured":"A. Pradhan and R. Vemuri, \u201cFast analog circuit synthesis using sensitivity based near neighbor searches,\u201d in Proceedings of the conference on Design Automation and Test in Europe (To Appear), Mar 2008.","DOI":"10.1145\/1403375.1403501"}],"container-title":["IFIP \u2013 The International Federation for Information Processing","VLSI-SoC: Advanced Topics on Systems on a Chip"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-89558-1_8.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T17:31:57Z","timestamp":1739295117000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-89558-1_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9780387895574","9780387895581"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-89558-1_8","relation":{},"ISSN":["1571-5736"],"issn-type":[{"type":"print","value":"1571-5736"}],"subject":[],"published":{"date-parts":[[2009]]}}}