{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,12]],"date-time":"2025-02-12T05:28:09Z","timestamp":1739338089599,"version":"3.37.0"},"publisher-location":"Boston, MA","reference-count":27,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9780387895574"},{"type":"electronic","value":"9780387895581"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-0-387-89558-1_9","type":"book-chapter","created":{"date-parts":[[2009,8,5]],"date-time":"2009-08-05T20:04:21Z","timestamp":1249502661000},"page":"1-24","source":"Crossref","is-referenced-by-count":0,"title":["Statistical and Numerical Approach for a Computer efficient circuit yield analysis"],"prefix":"10.1007","author":[{"given":"Lucas","family":"Brusamarello","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roberto da","family":"Silva","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gilson I.","family":"Wirth","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2009,2,11]]},"reference":[{"key":"9_CR1_9","doi-asserted-by":"crossref","unstructured":"A. Agarwal, D. Blaauw, and V. Zolotov. Statistical timing analysis for intra-die process variations with spatial correlations. In Proc. International Conference on Computer Aided Design, pages 900\u2013907, Nov. 2003.","DOI":"10.1109\/ICCAD.2003.159781"},{"issue":"1):","key":"9_CR2_9","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1109\/TVLSI.2004.840407","volume":"13","author":"A. Agarwal","year":"2005","unstructured":"A. Agarwal . A process-tolerant cache architecture for improved yield in nanoscale technologies. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13(1):27\u201338, 2005.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems,"},{"issue":"9):","key":"9_CR3_9","doi-asserted-by":"publisher","first-page":"1804","DOI":"10.1109\/JSSC.2005.852159","volume":"40","author":"A. Agarwal","year":"2005","unstructured":"A. Agarwal . Process variation in embedded memories: failure analysis and variation aware architecture. IEEE Journal of Solid-State Circuits, 40(9):1804\u20131814, Sept. 2005.","journal-title":"IEEE Journal of Solid-State Circuits,"},{"key":"9_CR4_9","doi-asserted-by":"crossref","unstructured":"A. Agarwal, B. C. Paul, and K. Roy. Process variation in nano-scale memories: failure analysis and process tolerant architecture. In Proceedings of Custom Integrated Circuits Conference, pages 353\u2013356, 2004.","DOI":"10.1109\/CICC.2004.1358819"},{"issue":"2):","key":"9_CR5_9","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/MCSE.2006.34","volume":"8","author":"Jacques G. Amar","year":"2006","unstructured":"Jacques G. Amar. The monte carlo method in science and engineering. Computing in Science and Engineering, 8(2):9\u201319, 2006.","journal-title":"Computing in Science and Engineering,"},{"issue":"4\/5):","key":"9_CR6_9","doi-asserted-by":"publisher","first-page":"433","DOI":"10.1147\/rd.504.0433","volume":"50","author":"K. Bernstein","year":"2006","unstructured":"K. Bernstein, D. J. Frank, A. E. Gattiker, W. Haensch, B. L. Ji, S. R. Nassif, E. J. Nowak, D. J. Pearson, and N. J. Rohrer. High-performance cmos variability in the 65-nm regime and beyond. IBM J. Res. Dev., 50(4\/5):433\u2013449, 2006.","journal-title":"IBM J. Res. Dev.,"},{"issue":"6):","key":"9_CR7_9","doi-asserted-by":"publisher","first-page":"1366","DOI":"10.1109\/JSSC.2005.848032","volume":"40","author":"Yang Byung-Do","year":"June 2005","unstructured":"Yang Byung-Do and Kim Lee-Sup. A low-power sram using hierarchical bit line and local sense amplifier. IEEE Journal of Solid-State Circuits, 40(6):1366\u2013 1376, June 2005.","journal-title":"IEEE Journal of Solid-State Circuits,"},{"key":"9_CR8_9","doi-asserted-by":"crossref","unstructured":"Y. Cao et al. New paradigm of predictive mosfet and interconnect modeling for early circuit design. In Proc. Custom Integrated Circuit Conference, pages 201\u2013204, June 2000.","DOI":"10.1109\/CICC.2000.852648"},{"issue":"5):","key":"9_CR9_9","doi-asserted-by":"publisher","first-page":"740,","DOI":"10.1016\/j.sse.2004.09.005","volume":"49","author":"B. Cheng","year":"2005","unstructured":"B. Cheng, S. Roy, G. Roy, F. Adamu-Lema, and A. Asenov. Impact of intrinsic parameter fluctuations in decanano mosfets on yield and functionality of sram cells. Solid-State Electronics, 49(5):740, 2005.","journal-title":"Solid-State Electronics,"},{"issue":"12):","key":"9_CR10_9","first-page":"1984","volume":"51","author":"Kim Hyun-Woo","year":"2004","unstructured":"Kim Hyun-Woo et al. Experimental investigation of the impact of lwr on sub- 100-nm device performance. IEEE Transactions on Electron Devices, 51(12):1984\u2013 1988, Dec. 2004.","journal-title":"IEEE Transactions on Electron Devices,"},{"key":"9_CR11_9","unstructured":"ITRS. International Technology Roadmap for Semiconductors, 2005. Available at \u00a1 http:\/\/www.itrs.net \u00bf. Visited on Nov. 2006."},{"key":"9_CR12_9","doi-asserted-by":"crossref","unstructured":"Kunhyuk Kang, B. C. Paul, and K. Roy. Statistical timing analysis using levelized covariance propagation. In Proceedings Design, Automation and Test in Europe, pages 764\u2013769 Vol. 2, 2005.","DOI":"10.1109\/DATE.2005.279"},{"issue":"9):","key":"9_CR13_9","doi-asserted-by":"publisher","first-page":"1787","DOI":"10.1109\/JSSC.2005.852164","volume":"40","author":"H. Mahmoodi","year":"2005","unstructured":"H. Mahmoodi, S. Mukhopadhyay, and K. Roy. Estimation of delay variations due to random-dopant fluctuations in nanoscale cmos circuits. IEEE Journal of Solid-State Circuits, 40(9): 1787\u20131796, 2005.","journal-title":"IEEE Journal of Solid-State Circuits,"},{"key":"9_CR14_9","doi-asserted-by":"crossref","unstructured":"S. Mukhopadhyay, H. Mahmoodi, and K. Roy. Statistical design and optimization of sram cell for yield enhancement. In Proc. IEEE\/ACM International Conference on Computer Aided Design, pages 10\u201313, Nov. 2004.","DOI":"10.1109\/ICCAD.2004.1382534"},{"key":"9_CR15_9","doi-asserted-by":"crossref","unstructured":"S. Mukhopadhyay, H. Mahmoodi-Meimand, and K. Roy. Modeling and estimation of failure probability due to parameter variations in nano-scale srams for yield enhancement. In Proc. Symposium on VLSI Circuits, pages 64\u201367, Piscataway, NJ, June 2004.","DOI":"10.1109\/VLSIC.2004.1346504"},{"key":"9_CR16_9","doi-asserted-by":"crossref","unstructured":"N. S. Nagaraj et al. Beol variability and impact on rc extraction. In Proc. Design Automation Conference, pages 758\u2013759, Anaheim, California, USA, June 2005.","DOI":"10.1109\/DAC.2005.193913"},{"key":"9_CR17_9","volume-title":"SPICE2: A Computer Program to Simulate Semiconductor Circuits.","author":"Lawrence W. Nagel","year":"1975","unstructured":"Lawrence W. Nagel. SPICE2: A Computer Program to Simulate Semiconductor Circuits. University of California, Electronics Research Laboratory, College of Engineering, Berkeley, CA, 1975."},{"key":"9_CR18_9","unstructured":"Sani R. Nassif. Modeling and forecasting of manufacturing variations. In Proc. International Workshop on Statistical Metrology, 2000."},{"key":"9_CR19_9","doi-asserted-by":"crossref","unstructured":"S.R Nassif. Design for variability in dsm technologies [deep submicron technologies]. In Proc. IEEE International Symposium on Quality Electronic Design, pages 451\u2013454, 2000.","DOI":"10.1109\/ISQED.2000.838919"},{"issue":"5):","key":"9_CR20_9","doi-asserted-by":"publisher","first-page":"544","DOI":"10.1109\/43.998626","volume":"21","author":"M. Orshansky","year":"2002","unstructured":"M. Orshansky . Impact of spatial intrachip gate length variability on the performance of high-speed digital circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(5):544\u2013553, 2002.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,"},{"key":"9_CR21_9","volume-title":"Probability and Experimental Errors on Science.","author":"L. G. Parrat","year":"1961","unstructured":"L. G. Parrat. Probability and Experimental Errors on Science. John Wiley and Sons, New York, NY, USA, 1961."},{"key":"9_CR22_9","doi-asserted-by":"crossref","unstructured":"Rajeev R. Rao et al. Parametric yield estimation considering leakage variability. In Proc. Design Automation Conference, 41., pages 442\u2013447, 2004.","DOI":"10.1145\/996566.996693"},{"key":"9_CR23_9","unstructured":"SYNOPSYS INC. HSPICE Simulation and Analysis User Guide, 2005."},{"issue":"4):","key":"9_CR24_9","doi-asserted-by":"publisher","first-page":"486","DOI":"10.1109\/5.573737","volume":"85","author":"Yuan Taur","year":"1997","unstructured":"Yuan Taur. Cmos scaling into the nanometer regime. Proceedings of the IEEE, 85(4):486\u2013504, Apr. 1997.","journal-title":"Proceedings of the IEEE,"},{"key":"9_CR25_9","volume-title":"Fundamentals of modern VLSI devices.","author":"Yuan Taur","year":"1998","unstructured":"Yuan Taur and Tak H. Ning. Fundamentals of modern VLSI devices. Cambridge University Press, New York, NY, USA, 1998."},{"key":"9_CR26_9","doi-asserted-by":"crossref","unstructured":"Chandu Visweswariah. Death, taxes and failing chips. In Proc. Design and Automation Conference, DAC, 40., pages 343\u2013347, Anaheim, CA, USA, 2003. New York: ACM Press.","DOI":"10.1145\/775832.775921"},{"key":"9_CR27_9","doi-asserted-by":"crossref","unstructured":"P. S. Zuchowski et al. Process and environmental variation impacts on asic timing. In Proc. IEEE\/ACM International Conference on Computer Aided Design, ICCAD, pages 336\u2013342, 2004.","DOI":"10.1109\/ICCAD.2004.1382597"}],"container-title":["IFIP \u2013 The International Federation for Information Processing","VLSI-SoC: Advanced Topics on Systems on a Chip"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-0-387-89558-1_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T17:31:53Z","timestamp":1739295113000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-0-387-89558-1_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9780387895574","9780387895581"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-0-387-89558-1_9","relation":{},"ISSN":["1571-5736"],"issn-type":[{"type":"print","value":"1571-5736"}],"subject":[],"published":{"date-parts":[[2009]]}}}