{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:08:25Z","timestamp":1725516505621},"publisher-location":"Dordrecht","reference-count":9,"publisher":"Springer Netherlands","isbn-type":[{"type":"print","value":"9781402087400"},{"type":"electronic","value":"9781402087417"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-1-4020-8741-7_82","type":"book-chapter","created":{"date-parts":[[2008,8,11]],"date-time":"2008-08-11T16:51:59Z","timestamp":1218473519000},"page":"461-466","source":"Crossref","is-referenced-by-count":0,"title":["Simulating VHDL in PSpice Software"],"prefix":"10.1007","author":[{"given":"Saeid","family":"Moslehpour","sequence":"first","affiliation":[]},{"given":"Chandrasekhar","family":"Puliroju","sequence":"additional","affiliation":[]},{"given":"Christopher L","family":"Spivey","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"unstructured":"D. K. Every. (1999) What is Risc? Design Matters. [Online] Available: http:\/\/www.mackido.com\/Hardware\/WhatIsRISC.html","key":"82_CR1"},{"unstructured":"(1999) RISC Architecture [Online] Available: http:\/\/www.geocities.com\/SiliconValley\/Chip\/5014\/arch.html","key":"82_CR2"},{"unstructured":"A. Allison. (2001) Brief History of RISC [Online] Available: http:\/\/www.aallison.com\/history.htm","key":"82_CR3"},{"unstructured":"D. Carey. (2006) VHDL and Verilog. [Online] Available: http:\/\/course.wilkes.edu\/Engineer1\/","key":"82_CR4"},{"doi-asserted-by":"crossref","unstructured":"J. O. Hamblen. (1997) AVHDL Synthesis Model of MIPS Processor for Use in Computer Architecture Laboratories [Online] Available: http:\/\/www.ewh.ieee.org\/soc\/es\/Nov1997\/01\/INDEX.HTM","key":"82_CR5","DOI":"10.1109\/13.759671"},{"unstructured":"(2003) RCORE54 Processor. [Online] Available: http:\/\/www.ht-lab.com\/freecores\/risc\/risc.html","key":"82_CR6"},{"unstructured":"Cadence SPB 15.7 Release PSpice (2006) [Reference Manual provided with software]","key":"82_CR7"},{"unstructured":"S. Rajagopalan (2006) Mixed Level and Mixed Signal Simulation using PSpice A\/D and VHDL [Online] Available: http:\/\/www.cdnusers.org\/Portals\/0\/cdnlive\/na2006\/PNP\/PNP_413\/413_paper.pdf","key":"82_CR8"},{"unstructured":"C. Spivey, \u201cCreating PSpice Parts with VHDL Models,\u201d unpublished.","key":"82_CR9"}],"container-title":["Advances in Computer and Information Sciences and Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-1-4020-8741-7_82.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T22:22:36Z","timestamp":1605651756000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-1-4020-8741-7_82"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9781402087400","9781402087417"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-1-4020-8741-7_82","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}